Erik P. DeBenedictis Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of.

Slides:



Advertisements
Similar presentations
Conclusion Kenneth Moreland Sandia National Laboratories Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company,
Advertisements

Managed by UT-Battelle for the Department of Energy Vinod Tipparaju P2S2 Panel: Is Hybrid Programming a Bad Idea Whose Time Has Come?
An International Technology Roadmap for Semiconductors
Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy’s National Nuclear.
RISC ARCHITECTURE By Guan Hang Su. Over View -> RISC design philosophy -> Features of RISC -> Case Study -> The Success of RISC processors -> CRISC.
Erik P. DeBenedictis, Organizer Sandia National Laboratories Los Alamos Computer Science Institute Symposium 2004 The Path To Extreme Computing Sandia.
Erik P. DeBenedictis Sandia National Laboratories February 24, 2005 Sandia Zettaflops Story A Million Petaflops Sandia is a multiprogram laboratory operated.
Zhao Lixing.  A supercomputer is a computer that is at the frontline of current processing capacity, particularly speed of calculation.  Supercomputers.
Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation,
Unstructured Data Partitioning for Large Scale Visualization CSCAPES Workshop June, 2008 Kenneth Moreland Sandia National Laboratories Sandia is a multiprogram.
A 100,000 Ways to Fa Al Geist Computer Science and Mathematics Division Oak Ridge National Laboratory July 9, 2002 Fast-OS Workshop Advanced Scientific.
CS CS 5150 Software Engineering Lecture 19 Performance.
SAND Number: P Sandia is a multi-program laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department.
Presenter MaxAcademy Lecture Series – V1.0, September 2011 Introduction and Motivation.
Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy’s National Nuclear.
Authors: Tong Li, Dan Baumberger, David A. Koufaty, and Scott Hahn [Systems Technology Lab, Intel Corporation] Source: 2007 ACM/IEEE conference on Supercomputing.
GPU Programming with CUDA – Accelerated Architectures Mike Griffiths
Crystal Yellow Agile Software Methodology For ParaView Development Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin.
Page 1 Trilinos Software Engineering Technologies and Integration Capability Area Overview Roscoe A. Bartlett Department.
SOS8 Erik P. DeBenedictis Sandia National Laboratories Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for.
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Performance and Overhead in a Hybrid Reconfigurable Computer O. D. Fidanci 1, D. Poznanovic 2, K. Gaj 3, T. El-Ghazawi 1, N. Alexandridis 1 1 George Washington.
 What is an operating system? What is an operating system?  Where does the OS fit in? Where does the OS fit in?  Services provided by an OS Services.
Principles of Scalable HPC System Design March 6, 2012 Sue Kelly Sandia National Laboratories Abstract: Sandia National.
CAD for Physical Design of VLSI Circuits
Last Time Performance Analysis It’s all relative
Erik P. DeBenedictis Sandia National Laboratories October 24-27, 2005 Workshop on the Frontiers of Extreme Computing Sandia is a multiprogram laboratory.
Multi-core Programming Introduction Topics. Topics General Ideas Moore’s Law Amdahl's Law Processes and Threads Concurrency vs. Parallelism.
Lecture 1: Performance EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2013, Dr. Rozier.
Architectural Considerations for Petaflops and beyond Bill Camp Sandia National Lab’s March 4,2003 SOS7 Durango, CO, USA -
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
The Red Storm High Performance Computer March 19, 2008 Sue Kelly Sandia National Laboratories Abstract: Sandia National.
1 Recap (from Previous Lecture). 2 Computer Architecture Computer Architecture involves 3 inter- related components – Instruction set architecture (ISA):
Erik P. DeBenedictis, Organizer Sandia National Laboratories Los Alamos Computer Science Institute Symposium 2004 The Path To Extreme Computing Sandia.
C OMPUTER O RGANIZATION AND D ESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Sections 1.5 – 1.11.
Floating-Point Reuse in an FPGA Implementation of a Ray-Triangle Intersection Algorithm Craig Ulmer June 27, 2006 Sandia is a multiprogram.
SSS Test Results Scalability, Durability, Anomalies Todd Kordenbrock Technology Consultant Scalable Computing Division Sandia is a multiprogram.
October 12, 2004Thomas Sterling - Caltech & JPL 1 Roadmap and Change How Much and How Fast Thomas Sterling California Institute of Technology and NASA.
1. CAD Challenges for Leading-Edge Multimedia Designs Ira Chayut, Verification Architect (opinions are my own and do not necessarily represent the opinion.
System Architecture: Near, Medium, and Long-term Scalable Architectures Panel Discussion Presentation Sandia CSRI Workshop on Next-generation Scalable.
1. 2 Table 4.1 Key characteristics of six passenger aircraft: all figures are approximate; some relate to a specific model/configuration of the aircraft.
CS 240A Applied Parallel Computing John R. Gilbert Thanks to Kathy Yelick and Jim Demmel at UCB for.
JY Tsao ∙ Evolution of Solid-State Lighting: Market Pull and Technology Push ∙ Xiamen ∙ 2005 Apr 13 Evolution of Solid-State Lighting: Market Pull and.
Morgan Kaufmann Publishers
Threading Opportunities in High-Performance Flash-Memory Storage Craig Ulmer Sandia National Laboratories, California Maya GokhaleLawrence Livermore National.
Erik P. DeBenedictis Sandia National Laboratories October 27, 2005 Workshop on the Frontiers of Extreme Computing Overall Outbrief Sandia is a multiprogram.
CCA Common Component Architecture Insights from Quantum Chemistry Joseph P. Kenny Scalable Computing Research and Design Sandia National Laboratories Livermore,
FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Low power design. n Pipelining.
Clusters Rule! (SMPs DRUEL!) David R. White Sandia National Labs Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin.
SciDAC SSS Face-To-Face Erik P. DeBenedictis February 21, 2002 Sandia is a multi-program laboratory operated by Sandia Corporation, a Lockheed Martin Company,
Moore vs. Moore Rainer Schwemmer, LHCb Computing Workshop 2015.
Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy’s National Nuclear.
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
ORNL is managed by UT-Battelle for the US Department of Energy Musings about SOS Buddy Bland Presented to: SOS20 Conference March 25, 2016 Asheville, NC.
On the Path to Trinity - Experiences Bringing Codes to the Next Generation ASC Platform Courtenay T. Vaughan and Simon D. Hammond Sandia National Laboratories.
ECEN2102 Digital Logic Design Lecture 0 Course Overview Abdullah Said Alkalbani University of Buraimi.
Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.
History a bit. The 1 st uP: Intel 4004 Introduced Nov., 1971 by Intel 2250 transistors 108 kHz, 60,000 ops/sec 16 pins DIP (Dual in-line package) 10-micron.
SPRING 2012 Assembly Language. Definition 2 A microprocessor is a silicon chip which forms the core of a microcomputer the concept of what goes into a.
Conclusions on CS3014 David Gregg Department of Computer Science
Computer Operations Part 2.
ARM.
Visit for more Learning Resources
Morgan Kaufmann Publishers
Architecture & Organization 1
Architecture & Organization 1
Central Processing Unit
A High Performance SoC: PkunityTM
ARM.
Computer Evolution and Performance
Presentation transcript:

Erik P. DeBenedictis Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy under contract DE-AC04-94AL Sandia Petaflops Workshop Overview for SOS7

Fishing I was a kid in Alaska during 5 th grade Bought Ted Williams (?) fishing kit for $10 For a year: threw hook in water, waited 5 minutes and pulled it out Never caught anything Conclusion: Fishing mostly an exercise in patience No fishing for me

Objective –What do you put into a supercomputer chip in year 20XX Consumer microprocessor (Hammer, Power, Intel, …) PIM –Whose? FPGA –Why?

Domain of Optimization –Sandia/DOE Emphasis on Supercomputer Architecture –Interests Architectures that run our applications well Scalability over the long haul – 10 years –Competing approaches Preserve code base for a particular CPU line (X86) Repurpose commercial hardware Peak FLOPS

Value Chain Technology Diegert DeBenedictis Architecture Burger Sterling Tomkins Applications Hoisie Christopher Bender Systems Support Maccabe Value Delivery [via batch] Leung Rudolph Tomkins

Talks 1 & 2 Carl Diegert –Physical packaging topic –To minimize delay, shrink machine –This doesn’t cut power and eventually you reach cooling limits Erik DeBenedictis –Technology scaling and “balance factors” topic –Moore’s Law permits oracle into the future –Project future of balanced supercomputers

SIA Semiconductor Roadmap Generalization of Moore’s Law –Projects many parameters –Years through 2016 –Includes justification –Panel of experts known to be wrong –Size between Albuquerque white and yellow pages

Talks 3 & 4 Thomas Sterling –Gilgamesh/MIND PIM Architecture –A physically realizable supercomputer candidate –Unconventional programming Doug Burger –TRIPS PIM Architecture –A physically realizable supercomputer candidate –Unconventional programming

TRIPS

Gilgamesh Basic Silicon Macro Memory Stack Sense Amps Node Logic Sense Amps Memory Stack Sense Amps Decode Memory Stack Sense Amps Memory Stack Sense Amps Single Chip

Talks 5 & 6 Jim Tomkins –Traditional Roadmap of DOE Supercomputer purchases –Programmable –Physically realizable? Adolfy Hoisie –(Giving Kerbyson’s talk, who had family emergency) –Estimating performance of key Government applications on machines that have not been build yet

Talks 7 & 8 Thomas Christopher –Fusing Moore’s Law’s clairvoyance with application performance estimation –Predict performance of machines based on abstract trends 10 years into the future Barney Maccabe –FAST-OS –Can we put a runtime system on whatever transpires?

Estimating Performance

Talks 9 & 10 Michael Bender Are there ways we can incrementally change the way we program to meet the limitations of the laws of physics? Vitus Leung Fast programs are only part of the picture: the batch scheduler runs the show Batch schedulers typically waste 15% – 40% of a machine What new issues will peta- scale supercomputers introduce?

Talk 11 Larry Rudolph In detail, how do we value a peta-scale supercomputer –Peak flops? –Throughput? –Response time?

48 GFLOPS Hammer  20 picoseconds/flop –2 FLOPS/clock  40 ps clock period –Speed of light = 1 foot/ns Or.04”/40 ps On a chip say.5 c.02” per clock cycle 50 clock cycles to get across 1” chip –Challenge Enormous pipelining