Elements of Computer Design Why is the computer the jewel in the crown of digital devices? Church-Turing Hypothesis Minimum requirements i) There must.

Slides:



Advertisements
Similar presentations
The Fetch – Execute Cycle
Advertisements

Machine cycle.
Central Processing Unit
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
Microprocessor.  The CPU of Microcomputer is called microprocessor.  It is a CPU on a single chip (microchip).  It is called brain or heart of the.
CSE115: Introduction to Computer Science I
CPS 101 Introduction to Computational Science Wensheng Shen Department of Computational Science SUNY Brockport.
Computer Systems. Computer System Components Computer Networks.
Stored Program Concept: The Hardware View
Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Chapter 6 CPU Design.
Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with registers −Program counter (PC) – 5 bits (size of addresses) −Instruction.
1 Sec (2.3) Program Execution. 2 In the CPU we have CU and ALU, in CU there are two special purpose registers: 1. Instruction Register 2. Program Counter.
The Computer Processor
CPU Fetch/Execute Cycle
Basic Operational Concepts of a Computer
Lecture 8 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.
Computer Architecture and the Fetch-Execute Cycle
Computer Architecture and the Fetch-Execute Cycle
CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.
Model Computer CPU Arithmetic Logic Unit Control Unit Memory Unit
1 Purpose of This Chapter In this chapter we introduce a basic computer and show how its operation can be specified with register transfer statements.
Computer Architecture Memory, Math and Logic. Basic Building Blocks Seen: – Memory – Logic & Math.
Fetch-execute cycle.
Lecture 7: 9/17/2002CS149D Fall CS149D Elements of Computer Science Ayman Abdel-Hamid Department of Computer Science Old Dominion University Lecture.
M. Mateen Yaqoob The University of Lahore Spring 2014
September 26, 2001Systems Architecture I1 Systems Architecture I (CS ) Lecture 2: Implementation of a Simplified Computer Jeremy R. Johnson Wednesday,
COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.
Fetch-Execute Cycle Fetch the next instruction Decode Execute It.
Computer Systems Organization
Computer Organization CDA 3103 Dr. Hassan Foroosh Dept. of Computer Science UCF © Copyright Hassan Foroosh 2002.
Dale & Lewis Chapter 5 Computing components
Designing a CPU –Reading a programs instruction from memory –Decoding the instruction –Executing the instruction –Transferring Data to/From memory / IO.
The Processor & its components. The CPU The brain. Performs all major calculations. Controls and manages the operations of other components of the computer.
Jeremy R. Johnson William M. Mongan
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
Lec 4-2 Five operations of the machine cycle Fetch- fetch the next program instruction from memory. (PC+1); instruction to IR Decode- decode the instruction.
STUDY OF PIC MICROCONTROLLERS.. Design Flow C CODE Hex File Assembly Code Compiler Assembler Chip Programming.
OCR GCSE Computer Science Teaching and Learning Resources
Chapter 10: Computer systems (1)
Lecture 13 - Introduction to the Central Processing Unit (CPU)
CPU Organisation & Operation
Symbol Hex Code Description I=0 I=1
Lecture on Microcomputer
Computer Architecture
פרק 2: חיווט, זיכרונות בנקים זוגיים ואי-זוגיים
System Architecture 1 Chapter 2.
Data Representation – Instructions
The fetch-execute cycle
CSCE 212 Chapter 5 The Processor: Datapath and Control
Functional Units.
Instruction and Control II
Topic 6 LC-3.
Intel 8080 Processor The 8080 was an 8-bit processor
Systems Architecture I (CS ) Lecture 2: A Simplified Computer
8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B
The Little Man Computer
THE FETCH-EXECUTE CYCLE.
By: A. H. Abdul Hafez Computer Architecture and Organization: L06: Stored program and Instruction code.
Computer Architecture and Organization: L07: Control Sequence
GCSE OCR 1 The CPU Computer Science J276 Unit 1
Program Execution.
THE FETCH-EXECUTE CYCLE.
A Top-Level View Of Computer Function And Interconnection
Objectives Describe common CPU components and their function: ALU Arithmetic Logic Unit), CU (Control Unit), Cache Explain the function of the CPU as.
Instruction execution and ALU
Computer Architecture
COMPUTER ARCHITECTURE
Sec (2.3) Program Execution.
Little Man Computer.
Presentation transcript:

Elements of Computer Design Why is the computer the jewel in the crown of digital devices? Church-Turing Hypothesis Minimum requirements i) There must be a means to iterate through a group of instructions. ii) There must be a means of conditionally branching to another instruction. iii) The instructions must be complete relative to the task at hand.

Elements of Computer Design Computer Organization

Elements of Computer Design Memory Tristate buffer ENinout 00high Z

Elements of Computer Design Memory 4 2-bit memories

Elements of Computer Design Memory 8 2-bit memories with 2 decoders

Elements of Computer Design Memory 8 4-bit memories with two 8 2-bit chips

Elements of Computer Design Memory 16 2-bit memories with two 8 2-bit chips

Elements of Computer Design CPU organization

Elements of Computer Design CPU Register Set (simplified) Register Symbol Description Prog.acc. address register AR4-bit reg. storing memory addressno program counter PC4-bit reg. storing instruction addressno data register DR7-bit reg. storing instructions and datano instruction register IR3-bit reg. storing an instructionno accumulator AC7-bit special reg. for storing datayes general register R7-bit general reg. for storing datayes

Elements of Computer Design CPU Instruction Set (simplified) Instruction Instruction type Instruction code Operation LDAii000AAAAAC  M[AAAA] STAiii001AAAAAC  M[AAAA] LDRii010AAAAR  M[AAAA] JNZv011AAAAIF (AC ≠ 0) goto AAAA ADDiv100XXXXAC  AC + R SUBiv101XXXX AC  AC – R IORiv110XXXXAC  AC OR R ANDiv111XXXXAC  AC AND R

Elements of Computer Design CPU Fetch Decode Execute Cycle F1:AR  PC F2:DR  M PC  PC + 1 D:IR  DR[6..4] AR  DR[3..0] E1:AC  M E2:M  AC E3:R  M E4:PC  AR E5:AC  AC + R E6:AC  AC – R E7:AC  AC OR R E8:AC  AC AND R

Elements of Computer Design CPU control

Elements of Computer Design CPU ALU

Elements of Computer Design CPU Sample program LDA13; load AC from address 13 LDR 14; load R from address 14 ADD; add AC and R LDR12; load R from address 12 SUB; subract R from contents of AC LDR11; load R from address 11 IOR; OR R with contents of AC LDR10; load R from address 10 AND; AND R with contents of AC STA14; store final result in address 14

Elements of Computer Design I/O organization

Elements of Computer Design I/O example

Elements of Computer Design Summary of topics Motivation Memory tristate buffers addressing addressing w/ mulitple decoders larger memories cascading memories CPU organization instruction set register set fetch-decode-execute control ALU I/0