Report on T1 and T2 DAQ A.Asahara, H.Kubo, D.Nishida 5/July/2002CANGAROO meeting.

Slides:

Advertisements

Similar presentations

Roma, P. Camarri DAQ & on-line monitoring at X5 (G. Aielli, P. Camarri) DAQ realization and performance for RPC tests at X5-GIF. Adds and changes.

Advertisements

SciFi Tracker DAQ M. Yoshida (Osaka Univ.) MICE meeting at LBNL 10.Feb.2005 DAQ system for KEK test beam Hardware Software Processes Architecture SciFi.

27/02/2002M.D.P. - ATLAS Muon Week1 First results of Atlas RPC cosmic rays test Massimo Della Pietra Atlas RPC Group Napoli ( M. Alviggi, V. Canale, M.

CDF Operations Bob Wagner, ANL May 09, 2005 All Experimenters’ Meeting.

CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Tracker DAQ Makoto Yoshida (Osaka Univ.) MICE Frascati 2005/6/27.

1 VLPC system and Cosmic Ray test results M. Ellis Daresbury Tracker Meeting 30 th August 2005.

SciFi Tracker DAQ M. Yoshida (Osaka Univ.) MICE Tracker KEK Mar. 30, 2005.

MICE CM15 June 2006Jean-Sébastien GraulichSlide 1 DAQ Status o Detector DAQ Test bench in Geneva o Preparing for Test Beam o FE electronics tests o Detector.

Takeo Higuchi Institute of Particle and Nuclear Studies, KEK; On behalf of COPPER working group Jan.20, 2004 Hawaii, USA Super B Factory Workshop Readout.

DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.

HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Takeo Higuchi Institute of Particle and Nuclear Studies, KEK on behalf of the COPPER working group Apr.22,2005Super B Factory Workshop Detector (DAQ/Computing)

E. Pasqualucci Software needed (H8) DAQ-1 –BE installed ROD emulator Beam crate readout process Crate controller and message system –Inherited by tile-cal.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

Takeo Higuchi IPNS, KEK COPPER Revision and New CPU.

DAQ System at the 2002 ATLAS Muon Test Beam G. Avolio – Univ. della Calabria E. Pasqualucci - INFN Roma.

SBS/A1n DAQ status Alexandre Camsonne August 28 th 2012.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.

Measurement Control and DAQ for Superconductors and Magnet labs SCLabs Adriaan Rijllart1 Adriaan Rijllart, for the EN-ICE-MTA section.

SITRA Test beams Simulations Zdeněk Doležal Charles University Prague Annual EUDET meeting Munich October 2006.

DE/dx measurement with Phobos Si-pad detectors - very first impressions (H.P Oct )

Detectors and read-out DetectorNo. of ch.Read-out method Device candidates CsI(Tl)768Flash ADCCOPPER + 65 MHz FADC FINESSE Active Polarimeter600 x 12 x.

DAQ MICO Report Online Monitoring: –Status All histograms are now implemented Still not fully online –Only monitoring from data file (slightly offline,

Takeo Higuchi IPNS, KEK Belle DAQ group Detector R&D: Belle DAQ System 2008/12/06New Hadrons with Various Flavors.

DAQ Issues for the 12 GeV Upgrade CODA 3. A Modest Proposal…  Replace aging technologies  Run Control  Tcl-Based DAQ components  mSQL  Hall D Requirements.

String-18 New-DAQ Commissioning Azriel Goldschmidt AMANDA Collaboration Meeting Berkeley, March 2002.

ArgonneBeamTest_ ppt1 Argonne Beam Test preparation Tsunefumi Mizuno Tuneyoshi Kamae

Yuri Velikzhanin NuTel TV meeting, June 13 (Friday), 2003 Status of electronics for NuTel prototype.

S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.

David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)

FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.

Summary talk of Session 6 - Electronics and Interfacing to AD DAQ - Mechanics for the Demonstrator for the AD ancillary detector integration team: for.

Performance of the AMT-3 Based TDC System at Belle S.Y.Suzuki, T.Higuchi, Y.Arai, K.Tauchi, M.Nakao, R.Itoh (KEK) H.Nakayama (University of Tokyo)

MICO July 07Jean-Sébastien GraulichSlide 1 Detector DAQ Status o Overview – Hardware status o Installation at RAL o DAQ workshop o Current Activities Jean-Sebastien.

Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?

1 BNL report ～ the history of Run7 start up ～ Yoshihide Nakamiya.

D0 Status: 01/14-01/28 u Integrated luminosity s delivered luminosity –week of 01/ pb-1 –week of 01/ pb-1 –luminosity to tape: 40% s major.

Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.

Accessing PBeast and monitoring the L1 trigger Emily Thompson.

June 17th, 2002Gustaaf Brooijmans - All Experimenter's Meeting 1 DØ DAQ Status June 17th, 2002 S. Snyder (BNL), D. Chapin, M. Clements, D. Cutts, S. Mattingly.

D0 Status: 04/01-04/08 u Week integrated luminosity –1.7pb -1 delivered –1.5pb -1 utilized (88%) –1.1pb -1 global runs u Data collection s global data.

Methods to reduce dead time and achieve higher trigger rate. Sparsification Event blocking Parallel DAQ systems SFI Sequencing.

CM19 Vassil Verguilov DAQ Status  Progress  DAQ  Next steps  Summary.

Electronics for HPS Proposal September 20, 2010 S. Boyarinov 1 HPS DAQ Overview Sergey Boyarinov JLAB June 17, 2014.

Development of PCI Bus Based DAQ Platform for Higher Luminosity Experiments T.Higuchi, 1 H.Fujii, 1 M.Ikeno, 1 Y.Igarashi, 1 E.Inoue, 1 R.Itoh, 1 H.Kodama,

1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.

New DAQ at H8 Speranza Falciano INFN Rome H8 Workshop 2-3 April 2001.

DAQ deadtime memo Kaz, Grass 2012/01/04 1. Current dead time Dead time measured on 2011/09/29  With TDCmax=4, Deadtime =350 us  With TDCmax=8, Deadtime.

Bob Hirosky L2  eta Review 26-APR-01 L2  eta Introduction L2  etas – a stable source of processing power for DØ Level2 Goals: Commercial (replaceable)

APEX DAQ rate capability April 19 th 2015 Alexandre Camsonne.

1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.

16th May 2007 MICE tracker phone meeting 1 Setup test bench/ Installation DATE Hideyuki Sakamoto 16 th May 2007 MICE phone meeting.

Oct. 6, 1999PHENIX Comp. Mtg.1 CC-J: Progress, Prospects and PBS Shin’ya Sawada (KEK) For CCJ-WG.

Status of Grid & RPC-Tests Stand DAQ(PU) Sumit Saluja Programmer EHEP Group Deptt. of Physics Panjab University Chandigarh.

Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.

Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]

HA Electronics Progress December R. Larsen For the Team.

Jean-Sebastien Graulich, Geneva

RIBF DAQ Hidetada Baba.

PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)

AFE II Status First board under test!!.

Preparation for Station Acceptance Test

DCH Electronics Upgrade: Overview and Status

Slot number is not critical. Traditionally, Slot 2: ADC,

Online DAQ Code Tutorial

JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

Tracker Software Status

Report on ATF2 Third Project Meeting ATF2 Magnet Movers ATF2 Q-BPM Electronics Is SLAC ILC Instrumentation Group a good name?

Presentation transcript:

Report on T1 and T2 DAQ A.Asahara, H.Kubo, D.Nishida 5/July/2002CANGAROO meeting

Status on T1 DAQ 1.TDC trouble 2.ADC trouble VME ADC Installed Linux based DAQ Installed 1999 Dec2000Mar2000Nov 7m10m History Took off Can’t read one or two TDC modules! 1.Unstable of Power supply. Fixed. Can’t read one or two ADC modules! Inadequate capacity of power Supply ? LineOct 2000Jul 2002Capacity +5V28.5A28.3A50A +12V7.0A7.8A10A -12V9.9A7.8A10A 2.Tripped off VETO line. High capacity power supplies are getting ready now.

Main CPUs for T2 and T3 DRC1 VMIC-7740 Acceptable Trigger 20% Acceptable Trigger 20% CPU Pen II 400MHz CPU Pen III 800MHz Width 2u Width 1u Live Time(%) Trigger (Hz) Software techniques for speed-up is meaningless. You should wait for the progress of Hardware!!

New TDC for T3 V667ATM-VME KLOEChipAMT-2 VME6U, width 2uSizeVME6U, width 1u 128# of Ch64 1nsResolution0.78ns 64usRange50us A24/32 D16VME accessA24/A32 D16/D32 \8,600 /ch Total \4500,000- Cost\4,500 /ch Total \2100,000- Further information: AMT (Atlas Muon TDC) LSI ChipY.Arai et Under development… Final version’s released in the end of July.

R & D Event Builder System Compact PCI GIGA bit Ethernet