LECTURE X CH 5 CONTINUED JK and Master Slave Flip Flops.

Slides:



Advertisements
Similar presentations
Flip-Flops and Registers
Advertisements

Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational circuit components D Clocked Latch: similar to a flip flop but simpler D flip.
Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Latch & Flip-flop.
1 Fundamentals of Computer Science Sequential Circuits.
Digital Logic Chapter 5 Presented by Prof Tim Johnson
Digital Logic Design Lecture # 17 University of Tehran.
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
Fall 2004EE 3563 Digital Systems Design EE 3563 Sequential Logic Design Principles  A sequential logic circuit is one whose outputs depend not only on.
ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.
Sequential Logic Computer Organization Ellen Walker Hiram College Figures from Computer Organization and Design 3ed, D.A. Patterson & J.L. Hennessey, Morgan.
Lecture 6 CES 522 Latches and Flip-Flops Jack Ou, Ph.D.
Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.
Digital Logic Design Lecture 23. Announcements Homework 8 due Thursday, 11/20 Exam 3 coming up on Tuesday, 11/25.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.
1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.
COE 202: Digital Logic Design Sequential Circuits Part 1
Flip Flop
Flip-Flops and Registers
D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.
JK Flip-Flop. JK Flip-flop The most versatile of the flip-flops Has two data inputs (J and K) Do not have an undefined state like SR flip-flops – When.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Flip Flop Chapter 15 Subject: Digital System Year: 2009.
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.
Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Midterm Examination Wednesday, 11/21/ :50 ~ 17:50 East Upper.
LECTURE IX CH 5 LATCHES AND FLIP-FLOPS. Sequential logic circuits by definition progressive from one logic state to the next. In order for this to occur,
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
LATCHES AND FLIP-FLOPS
Dr. Clincy Professor of CS
Lecture #16: D Latch ; Flip-Flops
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
Flip Flops.
ECE 3130 – Digital Electronics and Design
Lecture 8 Dr. Nermi Hamza.
Prof. Hsien-Hsin Sean Lee
Flip Flops.
Flip-flops Inputs are logically disconnected from the output in time.
Digital Design Lecture 9
Synchronous Sequential Circuits
ECE 4110–5110 Digital System Design
FLIP FLOPS.
Flip Flops.
Dr. Clincy Professor of CS
Sequential Logic and Flip Flops
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Introduction to Sequential Logic Design
ECE Digital logic Lecture 16: Synchronous Sequential Logic
Sequential logic circuits
LECTURE 15 – DIGITAL ELECTRONICS
Sequential Logic and Flip Flops
Elec 2607 Digital Switching Circuits
触发器 Flip-Flops 刘鹏 浙江大学信息与电子工程学院 March 27, 2018
Instructor: Alexander Stoytchev
Dr. Clincy Professor of CS
Instructor: Alexander Stoytchev
FLIP-FLOPS.
Flip Flops Unit-4.
Sequential Digital Circuits
Presentation transcript:

LECTURE X CH 5 CONTINUED JK and Master Slave Flip Flops

JK flip flops are considered to be universal because D flip flops can be made from them by inverting J into K. To make a toggling flip flop simply tie both J & K to HI.

The solution to this dilemma can be found in a special configuration of D and JK flip flops which latch the inputs present at J & K on the leading edge of the clock pulse but are not passed through to the outputs (Q and 'Q) until the trailing edge of the clock. This configuration of either D or JK flip flops is known as Master Slave flip flops. They are constructed from two similar flip flops connected together with the master accepting the inputs either on the rising edge of the clock pulse or while the clock is HI. The outputs of the master are then fed to the inputs of the slave. The clock input to the slave is the complement to the clock of the master. Hence, an entire clock pulse is required to accept new inputs and propagate them to the outputs.

Metastability is a problem associated with all flip flops. It occurs when the inputs (D, JK, preset, etc) to a flip flop are not stable for a long enough period of time either before the triggering clock signal or after it or both. If inputs change as the input signals are propagating through the flip flop circuitry, unstable outputs may result. They may take longer than normal to settle to their desired states or might even oscillate for a period of time before finally settling down to the proper states. If these oscillating outputs are latched into the next stage of the circuit it is entirely possible that incorrect data will be accepted. Master slave type flip flops aid in the prevention of this occurring but are by no means are a concrete solution. It is, therefore, incumbent on the engineer to design circuits which comply with hold times specified in the data sheets for the devices being used

A few things to remember: 1) Latches are level triggered. 2) Flip Flops are edge triggered. 3) Master Slave flip flops require an entire clock pulse. 4) A transparent latch is one in which Q follows D (or S&R) for as long as the enable is acitve. 5) Data sheets for all Texas Instrument devices can be found at: