CERN, CT Workshop, ID Week, July 2 nd, 2007 Problems and solutions during the integration. Unconformities in the detector Claudia Gemme, CERN - INFN Genova.

Slides:



Advertisements
Similar presentations
The ATLAS Pixel Detector
Advertisements

Il sistema di HV del sottorivelatore DT S. Braibant, P. Giacomelli, M. Giunta, E. Borsato Bologna, 20/01/2007.
The ATLAS Pixel Detector - Introduction -
Landing and Taxi Lights Anti-collision Lights Navigation Lights Cockpit and Cabin Lights Instrument Panel Lights Click on a System Link to Start.
Slide 1 Anthony Affolder US Module LT meeting June 17, 2004 UCSB Module LT Testing.
Atlas SemiConductor Tracker Andrée Robichaud-Véronneau.
1.ATLAS and ID 2.SCT 3.Commissioning 4.Integration 5.Latest Runs 6.Conclusions Commissioning the ATLAS Silicon Microstrip Tracker IPRD08 - Siena Jose E.
Production Monitoring and QC FCal1 Production Advancement Review February 20, Peter Loch University of Arizona Tucson, Arizona FCal1 Production.
David Nelson STAVE Test Electronics July 21, ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008.
UCSB Encapsulation Studies UC Santa Barbara Based upon a 6 week study by F. Garberson in collaboration with A. Affolder, J. Incandela, S. Kyre and many.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
VCSEL Failures in ATLAS T. Flick, University of Wuppertal TWEPP 2010 Aachen,
ECAL status Outline: Signal cable connectors quality check results: –ADC side –PM side ECAL PM/C-W channels commissioning status Access activities Further.
Yu. Guz 18/12/20061 HCAL commissioning: status and plans Yu. Guz, IHEP, Protvino Outline 1. current status of HCAL a)CW+PM b)signal cables c)LED monitoring.
Short study of a very simple LVDS shift The Barcelone VFE chip output is CMOS, -1.65/+1.65 volt. This output is then convert into serial LVDS format. Without.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
DPF 2013 R. Kass 1 P. Buchholz, M. Ziolkowski Universität Siegen OUTLINE Lessons learned… IBL/nSQP opto-board overview assembly experience radiation hardness.
Readout of DC coupled double sided sensors with CBMXYTER: Some first thoughts Peter Fischer, Heidelberg University.
Verigy V93000 Service Training
CMS FPIX Reinstallation/Commissioning Lorenzo Uplegger 4/20/091.
Noise studies: hardware tests and preliminary results Anna, Anton, Giovanni, Pigi, Silvia, A. Boiano, A. Vanzanella.
13 Dec. 2007Switched Capacitor DCDC Update --- M. Garcia-Sciveres1 Pixel integrated stave concepts Valencia 2007 SLHC workshop.
Experience with the MVD Living around the beam pipe Components, connections, signals, systems Hubert van Hecke - Los Alamos.
LHC ARC Commissioning report during LS1 Agenda: VRGPE documentation (former VRJGE) Active Penning modification By-Pass Valves modification LHC ARC commissioning.
STATUS OF VCSEL BASED OPTO-LINKS JOSHUA MOSS, JENS DOPKE AUGUST 19, 2010 On-going analysis for the on-detector Pixel VCSELs TEMPERATURE MEASUREMENTS OPTICAL.
Activities Status and Plan for the week D. Giugni / INFN Milano D. Giugni Monday Meeting
LV and HV status of the RPC system RPC detector and trigger group.
Time Meeting 2/3/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
Pixel/IBL status and plans A.Rozanov A.Rozanov ATLAS-France
18 July 2006A.Ciocio -SCTSG1 SCT Services Installation ID week full report (July 4) SCT Cables Web page
STATUS OF HO Sudhakar Katta TIFR, Mumbai India-CMS meeting, Delhi 27 th Sept 2007.
ATLAS Pixel Detector September 2003 Services E. Anderssen LBNL Service Connectivity from Module to PP1b Eric Anderssen LBNL Pixel Services Meeting, CERN.
SCT/Pixel Off-detector VCSELs
Status of NA62 straw electronics Webs Covers Services Readout.
Michał Dwużnik, for the SCT collaboration
July 17, 2013 CERN T. Flick University of Wuppertal.
Overview and Status of the ATLAS Pixel Detector Claudia Gemme, CERN/INFN-Genova on behalf of the ATLAS Pixel Community 10th ICATPP Conference, Como, Oct.
DPF 2011 R. Kass 1 P. Buchholz, A. Wiese, M. Ziolkowski Universität Siegen OUTLINE Introduction Result on 4-channel Driver/Receiver with Redundancy Design.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.
Tony WeidbergOpto WG April '081 SCT Links Long Term Monitoring Summary quality installed links Techniques for monitoring long term performance –Data links.
1/5 ECAL/HCAL Front-end status Calorimeter Meeting Frédéric Machefert Wednesday February 9 th, 2011.
Trigger Commissioning Workshop, Fermilab Monica Tecchio Aug. 17, 2000 Level 2 Calorimeter and Level 2 Isolation Trigger Status Report Monica Tecchio University.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
Oct/07/2010Pixel PP0 opto replacement issues1 1 1 PP0 Opto Replacement Issues Philippe Grenier, Martin Kocian, Dave Nelson, Marco Oriunno, Su Dong, Charlie.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
8/September/2008Calo Running and Operation Meeting 1 SPD running and operation: progress report and plans Calo running and operation meeting – CERN 8 th.
The ATLAS Pixel Detector
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
Loading stave 4000  Receiving test of modules : No problem despite some damages at one edge of few modules (AMS) One MCC failure in one module, reworked.
CERN, CT Workshop, ID Week, July 2 nd, 2007 Connectivity Workshop Conclusions: Lessons learned C12 Test Next future Claudia Gemme, CERN - INFN Genova Connectivity.
SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.
Opto Working Group Meeting Summary Tuesday 8 March 2011 Tobias Flick and Francois Vasey.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
SiW ECAL: the status before Fermilab Marcel Reinhard LLR – Ecole Polytechnique CALICE caollaboration meeting 18/03/08, Argonne.
Steinar Stapnes, LHCC June The ATLAS inner detector TRT endcap A+B TRT endcap C TRT barrel SCT barrel SCT endcap Pixels uWhole ID sits inside bore.
Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.
Lar status Calorimeters cold and stable: The pressure in the C-side cryostat is not nominal because of a problem being fixed An electronic repair campaign.
E.Guschin (INR,Moscow) 12 February 2008PS/SPD commissioning meeting CERN PS/SPD LED monitoring system status Done: All final cabling, except rearrangement.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
PIXEL 2000 P.Netchaeva INFN Genova 0 Results on 0.7% X0 thick Pixel Modules for the ATLAS Detector. INFN Genova: R.Beccherle, G.Darbo, G.Gagliardi, C.Gemme,
Tests on Sintef/Standford IZM (Nov09) and AMS (May10) 17 Dec 2009 Alessandro Rovani, Claudia Gemme, Gianluca Alimonti, Nanni Darbo INFN Genova/Milano 17.
Mauro Citterio - Mi meeting
LKr status R. Fantechi.
Tile Upgrade Workshop (CERN- February and 9)
Pixel Status Mar 12nd 2012 Maki KUROSAWA RBRC.
Old ROD + new BOC design plans
Hybrid Testing Status 10 new hybrids brought by Lenny all tested
US Module Testing Progress Report
Presentation transcript:

CERN, CT Workshop, ID Week, July 2 nd, 2007 Problems and solutions during the integration. Unconformities in the detector Claudia Gemme, CERN - INFN Genova Problems and solutions during the integration. Unconformities in the detector Claudia Gemme, CERN - INFN Genova

2 2 Overall not working FE chips/modules We have integrated and tested 'perfect' SQPs delivered by 154 and an 'almost perfect’ detector (before the services integration it had only 2 individual chips that do not work located in D2A (AVDD short) and in D3A (dead)). At the end of the Pixel Package integration, we have few additional failures. Dead: L1 M3C has HV open connection most probably in a part of the type 0 cable that is not accessible to be repaired. Dead ?: D2C M1 has a short between VDD and CKn. Poor communication is possible with the MCC. The module works with commercial LVDS driver that were used in the production sites (so it most probably was not detected during the module qualification) but not with the optoboard. It may be that proper settings of VDD and VDDC voltages could make it operating.

3 3 Recoverable?: L2 M4C had a dead PIN diode. As there were no easy solution to move the full group to a spare PP0, the single module has been added as the seventh module in a D3 sector. The module works fine but it could be difficult to be operated due to the services/interlock and a special mapping will be needed. FE chip Dead: D3C M3 has an AVDD short on chip 7. Bondings of the chip have been pulled so the module is normally operating. Most likely we will have 2 out of 1744 modules not operable in the detector and 3 single FE chips not working as well. No failure is located in the B-layer. Without taking into account the module/FE chip failures, the fraction of bad pixels should be less than 0.29%, 0.20%, 0.07% for the L2, L1 and L0 respectively and % in the disks. But no test has been done during the CT so we do not have any update after the integration.

4 4 But… Even if at the end we have relatively few failures, the list of the problems is much longer than that and it affects any part of the detector and off-detector electronics. Every failure should be documented in a Problem Database that we started using during the CT based on the standard e- log:

5 5 Modules failures The test of the modules is limited but powerful: Check currents; MCC basic functionality; Digital injection in 270 pixels (3 stages) of FE0; Analog injection in 270 pixels (3 stages) of FE0. The test has not checked many wire-bondings that very unlikely may have been damaged in the integration operation. Whenever there was some suspect that the handling could have done some damage, we have fully checked them. Detected Problems: Short CKn – VDD: as the module works with the LVDS commercial drivers, the defect is probably there since the qualification that had no specific test to verify such an unusual condition.

6 6 AVDD short: This is a well-known problem that especially effects AMS modules. The short is caused by some silicon fragments that are trapped between sensor and electronics. Almost all of them have been detected at the bare module level or at the very first test of the flex module. Few other modules have developed the AVDD syndrome during the qualification (after thermal cycles). The two FE chips that do not work due to the AVDD syndrome in the detector (their bondings have been pulled to reduce the module analog current) developed the syndrome or after the loading on the disk (D2A) or just sitting for few months on the ITT as we checked after the EC were integrated (D3C). Partial statistics

7 7 Type0 failures Damages in the strain reliefs: L2_B14_S2 M2A many wires broken -> repaired L2-B21-S1 M2A has AVDDsense open (added board at PP0) D1A_B02_S1: 4 signals on 3 modules cut by fault and repaired Other opens have not been found : L2_B12_S2 M6C: AVDD_sense, DTO2n, Hvret; recovered at PP0. L1-B18-S1 M3C: No High Voltage L2-B06-S1 M0 open DTO2n interrupted. Recovered by Swapping boards. No damage in the potentially high risk zone close to the ELCO connector for the L2 Type 0 cables!

8 8 High resistance sense lines: final inventory  We have some lines that show a higher value than expected.  They were originally detected by the Keithley measuring a high resistance (~10-20 Ohms) then going down to ~ 3Ohm.  Almost all are located on type 0 cables of L2 (one on the SQP).  We decided to fix all of them shortening on the type 0 board at PP0. AVDDrVDDr

9 9 High resistance sense lines: final inventory SQProwdetectorsignalmodu le Initial Second locatio n P0 before repair after repair C125LTL2B5S1AVDDr_5M4143.3T C126LBL2B7S2AVDDr_6M1103.5T C342LBL2B12S2AVDDr_3M4<20-SQP-- C345LBL2B13S2AVDDr_3M494.1T C785RTL2B21S1AVDDr_6M5133.4T0 A122LBL2B3S1VDDr_6M13010T A561RTL2B17S2AVDDr_5M4103.5T0

10 Optoboard failures L2_B25_S1 M6C VCSEL single-channel VCSEL failure: Finally investigated connecting a power meter directly to the optoboard output. On the non-working channel the power was always <0.1uW (below threshold for the instrument used). The face of the VECSEL was visually inspected under microscope and nothing strange was seen. The conclusion is that the single channel is dead on the VCSEL array itself. The module has been recovered moving the full detector group to a spare PP0. L2_B11_S1 M4A PIN single failure: No PIN current for this link but OTDR have not detected anything unusual between BOC and PP0. The module has been moved to a seventh disk slot. ‘Slow turn on’ has been observed for some channels but it does not affect the operation (see Beate’s talk).

11 BOC failures See Tobias Flick’s talk One bad RX plugin (the worst channel) Few Bad TX channels located in one single BOC. One channel dead during operation after BOC replacement! It is hard to distinguish between an optoboard PIN channel dead and a TX channel dead (or a fiber failure). It is necessary to unplug the fiber at the BOC, eventually run the OTDR measurement to PP1 and try another TX… We have a confusing example in A34 L2_B11_S1_A6_M4 in OP-P1R-B: PIN dead L2_B09_S1_A6_M2 in OP-P5L-B: TX dead

12 ROD failure In the first SQP we found a module with no DCI arriving to the MCC (no command). But PIN current was fine and clock arrived to the module. The first wrong conclusion was that the DCI was ‘lost’ from the optoboard to the PP0 slot as the PIN current was measured. The module was moved to a spare slot in the same PP0 (D3)….. In the second SQP we found another module with the same problem and we interpreted as a BOC problem…. In the third SQP we finally understood that it was a ROD problem! Btw, in the recieval test it was noticed that there was a bad soldering. See entry here:

13 PP2 failure High digital current in the module (1.3A instead of 0.3A). It was traced to be a poor soldering in the backplane that was fixing just removing some boards to access and repair. It could be much more difficult in the pit.

14 Monitoring at PP2

15 Monitoring at PP2 Vmon of VDD seems to have a double peak (this was already been observed) and usually the higher Vmon are collected in the same board. Trimmer setting is fine, only the calibration seems strange.

16 Type 2 cable failures Retracted pins. We systematically inspected all the type 2 cables after having tested 6 SQPs. 23 retracted pins in 24 LV cables and 2 retracted pins in 12 NTC cables. Many of them fully latch but it is an on-going process…. Only in two cases it has been observed measurements we did: a VDDC and a AVVD open

17 Unconformities Some of the problems listed before have been solved by moving a full detector group to a location different from the original one or individual channels to a spare slot. Overall we have only used a spare board. The unconformities are in special version of table 0092 where everything but the unconformities is left: _v7.3.xls _v7.3.xls Optical mapping in JF’s talk.

18 A side PP0 Flex DesignatorBundle NameTp-7Bm-1Tp-6/Bm-2Tp-5/Bm-3Tp-4/Bm-4Tp-3/Bm-5Tp-2/Bm-6Tp-1/Bm-7 SQP-A34-OP-A4-P6R-TD3A-S04 M2M5M3M6M1M4 SQP-A34-OP-A4-P1R-BL2-B11-S1-6M6AM5AxM3AM2AM1A SQP-A34-OP-A3-P2L-TD3A-S03M2M5M3M6M1 L2-B11-S1-6 M4A M4 empty changed unchanged

19 C side Tp-1/Bm-7Tp-2/Bm-6Tp-3/Bm-5Tp-4/Bm-4Tp-5/Bm-3Tp-6/Bm-2Tp-7Bm-1Bundle NamePP0 Flex Designator N/A spare (ex L2-B25-S1- 7) SQP-C78-OP-C8-P5L-T M0M1CM2CM3CM4CM5CM6CL2-B05-S1-7SQP-C12-OP-C2-P5L-T M0M1CM2CM3CM4CM5CM6CL2-B06-S1-7SQP-C12-OP-C2-P2L-T M0M1CM2CM3CM4CM5CM6CL2-B25-S1-7SQP-C78-IP-C8-P4L-T empty changed unchanged