BIC Issues Alan Fisher PEP-II Run-4 Post-Mortem Workshop 2004 August 4–5.

Slides:



Advertisements
Similar presentations
The 8051 Microcontroller and Embedded Systems
Advertisements

1. 2 FRC 2010 Driver Station Doug Norman & Stephanie Brierty National Instruments January 8, 2010 Thanks to Joe Ross – Team 330.
Mark Heron Diamond Light Source Oct 2007 EPICS EPICS Interface to the Libera Electron Beam Position Monitor.
Update of EXT Stripline BPM Electronics with LCLS-style Digital BPM Processors Glen White, with slides by Steve Smith 15 December 2009 ATF2.
PREPARE FOR AN EPIC. CACHE AND FLASH AND VIRTUAL.
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
CDF Silicon Workshop th May 2006 New BLM & BLM electronics Jose E. Garcia, Jennifer Gimmell, Ulrich Husemann.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Semester One 2001/2002 Sheffield Hallam University1 The Motherboard Major circuit board in PC Holds CPU where calculations and instructions on data are.
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
F Tevatron Software Digital Receiver Beam Line Tuner Vic Scarpine Instrumentation Instrumentation Meeting July 13, 2005.
18. June 2003EPICS WS Control of Digital Power Supplies Andreas Lüdeke Swiss Light Source / PSI 20 May 2003 EPICS Collaboration Meeting.
7/11/01Steven Hays E/E Support Page 1 NuMI Beam line Power Supplies  The supplies in the line is detailed  Main Ring Style…………………..…1  PEI/Transrex.
ATF2 Q-BPM System 19 Dec Fifth ATF2 Project Meeting J. May, D. McCormick, T. Smith (SLAC) S. Boogert (RH) B. Meller (Cornell) Y. Honda (KEK)
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
ORNL/SNS Spallation Neutron Source Low-Level RF Control System Kay-Uwe Kasemir, Mark Champion April 2005 EPICS Meeting 2005, SLAC.
CRIO as a hardware platform for Machine Protection. W. Blokland S. Zhukov.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
IMPLEMENTATION OF SOFTWARE INPUT OUTPUT CONTROLLERS FOR THE STAR EXPERIMENT J. M. Burns, M. Cherney*, J. Fujita* Creighton University, Department of Physics,
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Digital Signal Processing and Generation for a DC Current Transformer for Particle Accelerators Silvia Zorzetti.
ActiveX CA Server/Client Update Nov Kay-Uwe Kasemir, LANL.
ASTA roadmap to EPICS and other upgrades Remote monitoring and control DAQ Machine protection Dark current energy spectrometer.
Horz V1 H1 H2 V2 Pbars in Recycler Ring Stripline Kickers Split Plate Pickups A-B Vertical Digital Damper Vert Recycler Transverse Damper System Similar.
The microIOC Family Gasper Pajor EPICS Collaboration Meeting Argonne National Laboratory June 2006.
Developing Tune Feedback for PEP-II Alan Fisher SLAC e + e – Factories 2003 October 13–16.
LLRF-05 Oct.10,20051 Digital LLRF feedback control system for the J-PARC linac Shin MICHIZONO KEK, High Energy Accelerator Research Organization (JAPAN)
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Operational SNS Karen S. White Controls Group Leader 10/11/10.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Chapter 2 Basic Principle of PLC PLC Configuration &Function   Basic Configuration  CPU  Memory  Programming Interface  Communication.
January 19, 2006PEP TFB R.Akre PEP II Transverse Feedback System Ron Akre William Colocho Anatoly Krasnykh Vojtech Pacak Dmitry Teytelman Uli Wienands.
Future FONT BPM Processors C.Perry 25 June Types of Processor Two types of processor: a) present mixer type b) baseband type Both will be made because:
The Main Injector Beam Position Monitor Front-End Software Luciano Piccoli, Stephen Foulkes, Margaret Votava and Charles Briegel Fermi National Accelerator.
Booster Top-off Computer Controls System C. Timossi November 22, 2004.
The ATF Damping Ring BPM Upgrade Nathan Eddy, Eliana Gianfelice-Wendt Fermilab for the ATF Damping Ring BPM Team.
CE Operating Systems Lecture 2 Low level hardware support for operating systems.
F Beam Line Tuners Vic Scarpine Instrumentation DoE Review Oct 28-31, 2002.
Fast feedback, studies and possible collaborations Alessandro Drago INFN-LNF ILCDR07 Damping Rings R&D Meeting 5-7 March 2007.
Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.
18 December 2007 ATF Damping Ring BPM System Upgrade Joe Frisch, Justin May, Doug McCormick, Janice Nelson, Tonee Smith, Mark Woodley (SLAC) Charlie Briegel,
CE Operating Systems Lecture 2 Low level hardware support for operating systems.
The recent history and current state of the linac control system Tom Himel Dec 1,
Real time performance estimates of the LHC BPM and BLM system SL/BI.
Bunch by bunch feedback systems for KEKB Makoto Tobiyama KEK Accelerator Laboratory.
Stanford Linear Accelerator Center Ron Chestnut EPICS Collaboration Mtg May 21-23, SLAC EPICS Projects Yesteryear, Today, and Tomorrow.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
ATF DR BPM Upgrade Janice Nelson, Doug McCormick, Justin May, Andrei Seryi, Tonee Smith, Mark Woodley.
Timing System R+D for the NLC Josef Frisch. NLC and PEPII Phase and Timing Requirements (approximate)
General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.
ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June ROD Test Stand Lukas Tomasek LBL
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Wojciech Jalmuzna, Technical University of Lodz, Department of Microelectronics and Computer.
Electronic instrumentation Digitization of Analog Signal in TD
10/3/2003Andreas Jansson - Tevatron IPM review1 Tevatron IPM Proposed design.
Bunch by bunch feedback systems for KEKB Makoto Tobiyama KEK Accelerator Laboratory.
ATLAS calorimeter and topological trigger upgrades for Phase 1
Homework Reading Machine Projects Labs
Summary of experience with Tevatron synchrotron light diagnostics
Programmable Logic Controllers (PLCs) An Overview.
Upgrading the Digital Component of the Bunch Current Monitors
Fill-pattern Control System for KEKB
Neurochip3.
BESIII EMC electronics
Getting serious about “going fast” on the TigerSHARC
Overview 1. Inside a PC 2. The Motherboard 3. RAM the 'brains' 4. ROM
Report on ATF2 Third Project Meeting ATF2 Magnet Movers ATF2 Q-BPM Electronics Is SLAC ILC Instrumentation Group a good name?
Presentation transcript:

BIC Issues Alan Fisher PEP-II Run-4 Post-Mortem Workshop 2004 August 4–5

Overview of “The BIC” BIC: Bunch-Injection Controller Handles both total ring currents (DCCT) and currents in every bunch (bunch-current monitor). Analog stage of bunch-current monitor (one per ring): A set of 4 BPM-type buttons and a 2-cycle summing comb filter at 1428 MHz gets the beam signal. A downconverter mixes the signal to baseband with a 1- GHz IF bandwidth to separate the pulses from each bucket. Measures at 4 phases:  cosine and  sine Pedestal subtraction; Quadrature sum to reduce sensitivity to phase transient.

DC Current Transformer DCCT (one per ring): Measures total current in the ring, with 10  A accuracy. A Bergoz current transformer is on the beampipe. Controller in rack outside gives an analog output. Read by a Keithley integrating voltmeter. Communicates with the BIC via GPIB. A second DCCT analog output goes to a SAM.

VXI Crates for the Bunch Current VXI crates (one per ring): Digitizer board, clocked at RF rate (476 MHz). Two “decimator” boards: Each has 6 Xilinx gate arrays to process data from 1/12 of the buckets. Each bucket gets data from every 8 th turn. Averaged over 250 turns. Measures full ring in 15 ms. Crate processor: An old National Instruments module running Windows NT Reads the Xilinx data. Averages over 1 second. Writes to Bit-3 shared memory.

VME Crates VME crate (one handling both rings): The crate processor is the actual BIC. Originally an old 40-MHz 167 processor. Upgraded at start of the run to a 177 (60 MHz). Borrowed from BaBar. Needed to handle the extra load for trickle charge. Reads the Bit-3 shared memory. Communicates with the DCCT’s Keithley voltmeters via GPIB. Serves as the EPICS interface (IOC) for the DCCT and bunch current. Stores and integrates luminosity data too.

Repeated BIC Crashes throughout the Run BIC (VME) is overloaded. Normally needs about 88% of CPU time. Recently, most EPICS window support moved to a gateway, but this was not enough. GPIB link to the Keithley meters hangs. BIC gets stuck in a loop. Load goes to 100% of CPU. Needs power cycling (sometimes of meters too) to break out. Code changes to exit the loop after a delay have not worked.

VME Processor Failures Processor failed once in May, replaced. Replacement’s clock ran too fast, causing incorrect integration of luminosity. Ron used a software work-around. Failed again in June. FAIL light was stuck on. Replaced processor. Worked only briefly. We ended up replacing the carrier card for the GPIB interface.

VME Processor Upgrade Want to replace the processor with a 2700 Power PC board (  300 MHz). This processor hasn’t been able to connect to BIC’s GPIB. Now using a homemade GPIB interface. Changing to a robust new GPIB driver from the EPICS collaboration. Written at ANL; tested at SNS. This driver should work with the Power PC. Also gives an error rather than getting stuck in a loop. Will test new processor and driver during this down.

Fallback for Continued GPIB Trouble Put everything but GPIB on the Power PC. Put only GPIB on a 167. If GPIB hangs, the Power PC can intervene. The SAM readout of the DCCT will be provided to BIC users by the Power PC while the GPIB is hung. Now, the RF tuners and the tune feedforward make changes that cause aborts when they get a false current reading.

VXI Processor Upgrade Want to replace the obsolete processors with Power PCs of the type used in the RF stations. An interrupt problem now prevents writing to the Bit- 3 shared memory. Will be fixed by Andrew Young during the down. Power PC runs VX Works only, and so can’t run the LabView diagnostic routines used for debugging. Later we can add EPICS support to the Power PCs and provide EPICS diagnostics.

Improved “Pseudo-Lifetime” Algorithm Regular dI/dt and lifetime are meaningless during trickle. Present pseudo-dI/dt algorithm: Read DCCT at 2 Hz. Get dI/dt from differences. dI/dt values between some minimum and a maximum are presumed to come from intervals with no trickle. These are smoothed with older data for pseudo-dI/dt. New algorithm: Track which buckets were topped off in the past 2 seconds. Remove the increase in their currents from the change in the DCCT. Smooth with older data.

Comparison of dI/dt Values: HER

Comparison of dI/dt Values: LER

“Gold” Deconvolution Deconvolution corrects for ringing of a bunch-current signal into the following buckets. Must be measured with an isolated bunch. But sometimes people forget and do it with a full ring. Now we can’t back out an invalid measurement. Can’t remeasure it until an abort. Trickle makes a poor fill. Ron will let us save a gold deconvolution array that can be recalled when needed.