ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

Slides:



Advertisements
Similar presentations
HDL Programming Fundamentals
Advertisements

UNIT 8: Synthesis Basics
ENEL111 Digital Electronics
The Verilog Hardware Description Language
Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.
Supplement on Verilog adder examples
Verilog Intro: Part 1.
Hardware Description Language (HDL)
16/04/20151 Hardware Descriptive Languages these notes are taken from Mano’s book It can represent: Truth Table Boolean Expression Diagrams of gates and.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part3: Verilog – Part 1.
CSE 201 Computer Logic Design * * * * * * * Verilog Modeling
CSE 341 Verilog HDL An Introduction. Hardware Specification Languages Verilog  Similar syntax to C  Commonly used in  Industry (USA & Japan) VHDL 
Verilog-HDL Reference: Verilog HDL: a guide to digital design and synthesis, Palnitkar, Samir Some of slides in this lecture are supported by Prof. An-Yeu.
1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,
ECE 353 Computer Systems Lab I Verilog Hardware Description Language.
Verilog Lab This presentation includes some material that is selected from BUCKNELL VERILOG HANDBOOK. Instructor: Dr. Charles Liu Prepared by John Ren.
Silicon Programming--Intro. to HDLs1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities.
CSE241 R1 Verilog.1Kahng & Cichy, UCSD ©2003 CSE241 VLSI Digital Circuits Winter 2003 Recitation 1: Verilog Introduction.
Hardware Description Language HDL. 2 Hardware Description Language HDL  Describes circuits and systems in text. −As a software program.  Can be processed.
ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)
Digital System Design Verilog ® HDL Maziar Goudarzi.
University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.
Spring 2002EECS150 - Lec0-intro Page 1 EECS150 - Digital Design Lecture 8 - Hardware Description Languages February 14, 2002 John Wawrzynek.
Hardware Description Language(HDL). Verilog simulator was first used beginning in 1985 and was extended substantially through The implementation.
CSET 4650 Field Programmable Logic Devices
1 VERILOG Fundamentals Workshop סמסטר א ' תשע " ה מרצה : משה דורון הפקולטה להנדסה Workshop Objectives: Gain basic understanding of the essential concepts.
ECE 2372 Modern Digital System Design
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Verilog HDL: A solution for Everybody By, Anil Kumar Ram Rakhyani
Tutorial 1 Combinational Logic Synthesis. Introduction to VHDL VHDL = Very high speed Hardware Description Language VHDL and Verilog are the industry.
CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 2: Intro. to Logic Circuits Chapter 2.
CS 3850 Lecture 3 The Verilog Language. 3.1 Lexical Conventions The lexical conventions are close to the programming language C++. Comments are designated.
CPEN Digital System Design
Introduction to Chapter 3  Now that we understand the concept of binary numbers, we will study ways of describing how systems using binary logic levels.
Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.
Introduction to VHDL Spring EENG 2920 Digital Systems Design Introduction VHDL – VHSIC (Very high speed integrated circuit) Hardware Description.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
Slide 1 2. Verilog Elements. Slide 2 Why (V)HDL? (VHDL, Verilog etc.), Karen Parnell, Nick Mehta, “Programmable Logic Design Quick Start Handbook”, Xilinx.
Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.
CEC 220 Digital Circuit Design Introduction to VHDL Wed, February 25 CEC 220 Digital Circuit Design Slide 1 of 19.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.
Introduction to ASIC flow and Verilog HDL
FPGA-Based System Design Copyright  2004 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.
Chapter1: Introduction Digital System Designs and Practices Using Verilog HDL and 2008~2010, John Wiley 1-1 Chapter 1: Introduction Prof. Ming-Bo.
Verilog Intro: Part 1. Hardware Description Languages A Hardware Description Language (HDL) is a language used to describe a digital system, for example,
CEC 220 Digital Circuit Design Introduction to VHDL Wed, Oct 14 CEC 220 Digital Circuit Design Slide 1 of 19.
1 University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.
Verilog-HDL Reference: Verilog HDL: a guide to digital design and synthesis, Palnitkar, Samir Some of slides in this lecture are supported by Prof. An-Yeu.
1 A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used Verilog HDL VHDL (Very High Speed.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Introduction to Verilog COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals.
Combinational Logic Design
Verilog-HDL Reference: Verilog HDL: a guide to digital design and synthesis, Palnitkar, Samir Some of slides in this lecture are supported by Prof. An-Yeu.
Discussion 2: More to discuss
Verilog-HDL-1 by Dr. Amin Danial Asham.
Topics Modeling with hardware description languages (HDLs).
KARTHIK.S Lecturer/ECE S.N.G.C.E
Topics Modeling with hardware description languages (HDLs).
Hardware Descriptive Languages these notes are taken from Mano’s book
Introduction to Verilog
Lecture 1.3 Hardware Description Languages (HDLs)
Hardware Descriptive Languages these notes are taken from Mano’s book
HDL Hardware Description Language
Verilog-HDL Reference: Verilog HDL: a guide to digital design and synthesis, Palnitkar, Samir Some of slides in this lecture are supported by Prof. An-Yeu.
The Verilog Hardware Description Language
Introduction to Digital IC Design
COE 202 Introduction to Verilog
Presentation transcript:

ELEE 4303 Digital II Introduction to Verilog

ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog languages –Gate level primitives –Module –Ports –Structural and behavioral descriptions –Continuous assignment and procedural statements –Verilog syntax

ELEE 4303 Digital II Hardware Description Languages A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used –Verilog HDL –VHDL (Very High Speed Integrated Circuit Hardware Description Language) Schematic design entry can be replaced by writing HDL code that CAD tools understand. CAD tools can verify the HDL codes, and create the circuits automatically from HDL codes.

ELEE 4303 Digital II Facts about Verilog We use Verilog, not VHDL, in ELEE –Verilog is more popular in industry than VHDL –They offer similar features History of Verilog –In 1980s, originally developed by Gateway Design Automation. –In 1990, was put in public domain. –In 1995, adopted as an IEEE standard –In 2001, an enhanced version, Verilog 2001

ELEE 4303 Digital II Use of Verilog Functions of Verilog –Design entry, like schematic –Simulation and verification of your design –Synthesis Verilog is a complex, sophisticated language –We focus on a subset of its features that is synthesizable. –For complete Verilog, refer to reference books. –Verilog will be taught in several stages through this course when the language elements are relevant to the design topics. –Appendix A provides a concise summary of Verilog.

ELEE 4303 Digital II Representation of Digital Circuits in Verilog Design entry in several different ways –Truth tables –Schematic captures –Hardware description languages (efficient !) Two types of representations in Verilog –Structural –Behavioral

ELEE 4303 Digital II Structural Representation (1) Gate level primitives –Correspond to commonly used logic gates –Built in CAD tools, so they can be used by user directly. –All available gate primitives are listed in Table A.2 examples –AND gate  and (y, x1, x2); –OR gate  or (y, x1, x2, x3, x4); –NOT gate  not (y, x); Keywords: and, or, not are reserved

ELEE 4303 Digital II Structural Representation (2) Module –A logic circuit  module –Its ports: inputs and outputs –Begins with module, ends with endmodule example

ELEE 4303 Digital II Structural representation (3) One more example

ELEE 4303 Digital II Behavioral Representation (1) Why behavioral representation? –Using primitives can be tedious when circuits are large –It is desired to describe the circuit in more abstract level – behavior Two fundamental types of behavior model –Logic expression –Procedural statements CAD synthesis tools use this representation to construct the actual circuit

ELEE 4303 Digital II Behavioral Representation (2) Logic expression –continuous assignment

ELEE 4303 Digital II Behavioral representation (3) Procedural statements –always block Sensitivity list: statements evaluated only when one or more signals in list changes value. Statements evaluated in order –One or more statements in one always block –One or more always blocks in a module –Declare a signal as a variable reg if the signal is assigned a value by procedural statements

ELEE 4303 Digital II Lexical Conventions White space characters are ignored : SPACE, TAB, new line, blank lines Two forms to introduce comments single line: begin with // multiple lines: /*…..long comments */ Verilog is case sensitive Lower case letters are unique from upper case letter All Verilog keywords are lower case Identifiers begin with an alphabetic character or the underscore character may contain alphabetic characters, numeric characters, _, and $ up to 1024 characters long. The instance of a module must be named while the instance name of a primitive is optional. `include “ *.v”

ELEE 4303 Digital II Examples of lexical conventions Comments Lower case key words identifiers

ELEE 4303 Digital II Quiz Write Verilog code to implement the following circuit using the gate level primitives. Figure 2.25 b