ITEC 352 Lecture 31 Buses / Peripherals. Buses and Peripherals Review Memory SD Memory chips Rambus memory Technology versus usage.

Slides:



Advertisements
Similar presentations
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Advertisements

Chapter 7: System Buses Dr Mohamed Menacer Taibah University
Digital Computer Fundamentals
Computer Science & Engineering
9/20/6Lecture 3 - Instruction Set - Al1 The Hardware Interface.
Computers Are Your Future Twelfth Edition Chapter 2: Inside the System Unit Copyright © 2012 Pearson Education, Inc. Publishing as Prentice Hall 1.
COMPUTER ORGANIZATION CHAPTER SUBSYSTEM INTERCONNECTION.
Nios implementation in CCD Camera for "Pi of the Sky" experiment Photonics and Web Engineering Research Group Institute of Electronics Systems Warsaw University.
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Computer Architecture & Organization
S. Barua – CPSC 440 CHAPTER 8 INTERFACING PROCESSORS AND PERIPHERALS Topics to be covered  How to.
TCSS 372A Computer Architecture. Getting Started Get acquainted (take pictures) Discuss purpose, scope, and expectations of the course Discuss personal.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
Chapter 8: Part II Storage, Network and Other Peripherals.
CSI 400/500 Operating Systems Spring 2009 Lecture #2 – Functional Parts of an Operating System Monday January 23, 2009.
CSS Lecture 2 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level, Tri-state,
6. The CPU and Memory Chapt. 7.
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Introduction to Computing: Lecture 4
2007 Sept 06SYSC 2001* - Fall SYSC2001-Ch1.ppt1 Computer Architecture & Organization  Instruction set, number of bits used for data representation,
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
Motherboard (Main board)
Computer Architecture
4 Linking the Components. © 2005 Pearson Addison-Wesley. All rights reserved Figure 4.1 This chapter focuses on how the hardware layer components are.
Introduction to Operating Systems Chapter 1. cs431 -cotter2 Lecture Objectives Understand the relationship between computing hardware, operating system,
ECE 456 Computer Architecture
Architecture Examples And Hierarchy Samuel Njoroge.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
8-1 Chapter 8 - Input and Output Department of Information Technology, Radford University ITEC 352 Computer Organization Principles of Computer Architecture.
DMA Versus Polling or Interrupt Driven I/O
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
Lecture 35: Chapter 6 Today’s topic –I/O Overview 1.
CSS 372 Oct 4th - Lecture 3 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level,
8-1 Chapter 8 - Input and Output Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles of Computer.
Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.
Input-Output Organization
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
Modes of transfer in computer
Chapter 4 MARIE: An Introduction to a Simple Computer.
7. Peripherals 7.1 Introduction of peripheral devices Computer Studies (AL)
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
AmendmentsAmendments Advanced Higher. The PCI bus was adequate for many years, providing enough bandwidth for all the peripherals most users might want.
Module 11 Adapted By and Prepared James Tan © 2001.
Academic PowerPoint Computer System – Architecture.
MARIE:An Introduction to a Simple Computer Michael Dougherty September 17, 2009.
IT3002 Computer Architecture
Introduction of Direct Memory Access (DMA). Why is DMA? It is wasteful to feed data into a controller register 1 bytes at a time. (PIO) The DMA unit is.
Group 1 chapter 3 Alex Francisco Mario Palomino Mohammed Ur-Rehman Maria Lopez.
Multiple Interrupts Each interrupt line has a priority Higher priority lines can interrupt lower priority lines If bus mastering only current master can.
Computer Architecture and the Fetch-Execute Cycle Buses, CPU Clock & Ports.
Lecture Overview Shift Register Buffering Direct Memory Access.
1 3 Computing System Fundamentals 3.2 Computer Architecture.
Amdahl’s Law & I/O Control Method 1. Amdahl’s Law The overall performance of a system is a result of the interaction of all of its components. System.
Chapter 7 Input/Output and Storage Systems. 2 Chapter 7 Objectives Understand how I/O systems work, including I/O methods and architectures. Become familiar.
Department of Computer Science and Engineering
I/O Memory Interface Topics:
Outline : Introduction Project objectives RFID basics and applications
Parts of the Computer.
Direct Memory Access Introduction
Historical/Functional Development of CPU-Devices Interface
Chapter 4 Introduction to Computer Organization
NS Training Hardware.
Chapter 5 Input/Output Tanenbaum, Modern Operating Systems 3 e, (c) 2008 Prentice-Hall, Inc. All rights reserved
Presentation transcript:

ITEC 352 Lecture 31 Buses / Peripherals

Buses and Peripherals Review Memory SD Memory chips Rambus memory Technology versus usage

Buses and Peripherals Objectives Look into the connections between components

Buses and Peripherals Overview

Buses and Peripherals Drill down

Buses and Peripherals How does it work? Have to know when you can use the signals present Oscillator –Produces pulses at a certain frequency –Tuning fork

Buses and Peripherals Synchronou s

Buses and Peripherals Asynchronou s

Buses and Peripherals Arbitration Who gets to use the bus? What is inside the boxes?

Buses and Peripherals Bridging

Buses and Peripherals Flowchart for disk access What causes reading and writing from disks? How does the bus play into it?

Buses and Peripherals Interrupts What are they? Why are they used? How do they affect the bus?

Buses and Peripherals DMA Bypassing the CPU

Buses and Peripherals Interrupts Flow chart

Buses and Peripherals Cycles Separate into categories Why idle?

Buses and Peripherals Bursting Doing one operation

Buses and Peripherals Summary Introduction to buses Next time –Specific devices