Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting 16-01-2007 Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,

Slides:

Advertisements

Similar presentations

SPI Serial Peripheral Interface. SPI Serial Peripheral Interface is communication between two devices, one bit at a time sequential one bit at time over.

Advertisements

Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa

LAPP electronics developments Jean Jacquemier, Yannis Karyotakis, Jean-Marc Nappa,, Jean Tassan, Sébastien Vilalte. CLIC WS 12-16/10/2009.

8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE

Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 24 February 2003 News about SPECS system  SPECS system  SPECS-SLAVE chip  SPECS-SLAVE.

Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

1 DAQ Update. 2 DAQ Status DAQ was running successfully and stably in ’07 beam time Trigger bus scheme has proven to be very flexible – Added additional.

September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.

Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention.

Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.

Leo Greiner TC_Int1 Sensor and Readout Status of the PIXEL Detector.

BI day 2011 T Bogey CERN BE/BI. Overview to the TTpos system Proposed technical solution Performance of the system Lab test Beam test Planning for 2012.

11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.

Front End DAQ for TREND. 2 Introduction: analog part 2015, feb 10 th.

SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.

Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China

HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.

28/03/2003Julie PRAST, LAPP CNRS, FRANCE 1 The ATLAS Liquid Argon Calorimeters ReadOut Drivers A 600 MHz TMS320C6414 DSPs based design.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

Acquisition system for the CLIC Module. Sébastien Vilalte.

01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.

Domino Ring Sampler (DRS) Readout Shift Register

Status of TRD Pre-trigger System K. Oyama, T. Krawutschke, A. Rausch, J. Stachel, P. von Walter, R. Schicker and M. Stockmeier for the T0, V0, and TRD.

1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,

LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.

Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)

LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.

D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:

BPM stripline acquisition in CLEX Sébastien Vilalte.

LAPP BI Read-out electronics Jean Jacquemier, Yannis Karyotakis, Jean-Marc Nappa,, Jean Tassan, Sébastien Vilalte. CLIC BI WS 02-03/06/2009.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Standard electronics for CLIC module. Sébastien Vilalte CTC

Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.

1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.

Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,

KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,

October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.

Possible LLRF Configuration in ILC Sigit Basuki Wibowo LLRF Workshop, Shanghai - Nov 5, 2015.

Super BigBite DAQ & Trigger Jens-Ole Hansen Hall A Collaboration Meeting 16 December 2009.

Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.

29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

DAQ ACQUISITION FOR THE dE/dX DETECTOR

Test Boards Design for LTDB

PRAD DAQ System Overview

Christophe Beigbeder PID meeting

LAPP BPM Read-out Electronics

KRB proposal (Read Board of Kyiv group)

Injectors BLM system: PS Ring installation at EYETS

DCH FEE 28 chs DCH prototype FEE &

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

The University of Chicago

FEE Electronics progress

Tests Front-end card Status

Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.

PID meeting Mechanical implementation Electronics architecture

Readout Systems Update

Presentation transcript:

Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan, Sébastien Vilalte

16/01/2007CTF3 Collaboration Meeting Louis Bellier 2 Front-end Design divided in 3 parts: »Analog front-end board (4 inputs → 1 Σ and 2Δ) »Digital front-end board (sampling) »PCI acquisition board (far from radiation) 4 Δ1 Σ Δ2 ADC board Analog part Acquisition Near the beam <10m

16/01/2007CTF3 Collaboration Meeting Louis Bellier 3 Digital front-end Sampling Solution: Using the SAM analog memory. - Developed by the CEA for HESS memories (2x256 points) per channel ~ we need at least 300pts during 1,5 µs or 140 ns after CR (1 memory) - Sampling 200MSps or more. -Better delay line stability over 300MHz - Rad-Hard 200kRad → After the SAM: ADC rad-Hard, 14 bits, 800kSps. ↳ Synchronization with the SAM output → 35kRad technology due to FPGA CEA SAM Memory

16/01/2007CTF3 Collaboration Meeting Louis Bellier 4 Digital front-end principle FPGA 14 Σ ∆1 ∆2 SAM ADC SAM clk1 clk clk1 clk = 200MHzclk1 = 800kHz ADC SPECS Mezzanine board // Bus RJ 45 clk BlockingCTF3 clock

16/01/2007CTF3 Collaboration Meeting Louis Bellier 5 Digital front-end board

16/01/2007CTF3 Collaboration Meeting Louis Bellier 6 Acquisition 100m Master Board 100m Master board 4 channels Service box Specs slave Digital front-end board Digital front-end board Digital front-end board Specs slave Ethernet cable The chained specs mezzanines ( ~4 at least) Control room

16/01/2007CTF3 Collaboration Meeting Louis Bellier 7 Specs PCI Board

16/01/2007CTF3 Collaboration Meeting Louis Bellier 8 Sampling cycle 10 waiting for blocking signal 20 write in analog memory 40 sampling with ADC blocking pulse cell written 3x read analog memory data sampled data stored x3x write in FPGA ’s ram 50 send interruption to specs wait for read from specs 60 send the data data sent x3x256

16/01/2007CTF3 Collaboration Meeting Louis Bellier 9 Beam diagnostic Signals (Σ,Δ1,Δ2) Digital Front-end 13 Trigger SPECS Bus SPECS Master 41 Gateway (Linux) 21

16/01/2007CTF3 Collaboration Meeting Louis Bellier 10 Disposition around the beam Digital Front-end boards in crate Ethernet cable to the acquisition ~5 meters Analog signals by RJ45 (SFTP cat.6) Analog front-end under the beam Power supply and control distribution board for analog part Blocking and CTF3 clock

16/01/2007CTF3 Collaboration Meeting Louis Bellier 11 Dosimeters BPI0608 8Gy BPI0622 7Gy BPI Gy 7Gy BPI Gy BPI0692 9Gy BPI0722 6Gy BPI Gy BPI Gy Integrated dose in Gray during the last run (3weeks) Girder

16/01/2007CTF3 Collaboration Meeting Louis Bellier 12 Evolution since the last meeting Tests and debug of the digital front-end prototype  Data transmission with the SPECS chain  Analog board configuration through SPECS and digital part Analog memory of 512 or 1024 disable =>2 memories of 256 points on next prototype Software development (link with FESA) Sum channel “positive and negative” Dosimeters around the TL1 during last commissioning 1 prototype still in production

16/01/2007CTF3 Collaboration Meeting Louis Bellier 13 Conclusion Testing one prototype during the next run. If digital part only after CR, just one analog memory necessary by channel. (pulse of 140ns) First Δ in front-end and final differences (ΔV and ΔH) in software after transmission. Software development with FESA. Possibility to install Lapp solution on CR after conclusive results on TL2. Installation on other part of the accelerator?

16/01/2007CTF3 Collaboration Meeting Louis Bellier 14