G-bit ORx Sensitivity Measurement General Function Block Diagram. ORx Adapter-Board Design. Test Results. ORx 1.25Gbps, 2.5Gbps -9dBm, -12dBm,

Slides:



Advertisements
Similar presentations
ATCA LLP CARRIER BLOCK DIAGRAMS LAST UPDATE 09/05/2007.
Advertisements

Preliminary Design Review EVLA 1 st and 2 nd Local Oscillators.
Monochrome Television Block Diagram
PRIME Antenna Inc. Antenna Test Team Adam Straubinger Alan Condino Thanh Hong Ronnie Berg Sam Gregorio.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.
Introduction What is an oscilloscope?.
Benjamin Sam, Charly El-Khoury 3/18/2015
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Chapter 10 Optical fiber measuring instruments and testing single-mode fiber networks.
A 10Gbps SMPTE 292M compatible optical interface July Sony Corporation.
© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.
FID Based Pulse Generators for Accelerator Applications Vladimir M. Efanov FID GmbH, 25 Werkstrasse, Burbach, D-57299, Germany 2006.
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
Group/Presentation Title Agilent Restricted Month ##, 200X Using the New Agilent 81495A O/E with Infiniium Real-time Oscilloscopes.
RF-FO Electrical Specification Jean-Marie Bussat John Joseph.
INTRODUCE OF SINAP TIMING SYSTEM
Overview of SINAP Timing System Electronics Group Beam Diagnostics & Control Division SINAP.
Disassemble NXT 1. Daughterboards Display daughterboard Connector to the motherboard that you can disconnect Bluetooth daughterboard Speaker on the display.
1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.
Dual Band Reference Design Results SHE February 2013.
ArgonneBeamTest_ ppt1 Argonne Beam Test preparation Tsunefumi Mizuno Tuneyoshi Kamae
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Results Status Presentation Receiver Group.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Network Analyzers From Small Signal To Large Signal Measurements
DAC5688 EVM testing. DAC5688 EVM Equipments 2x Signal Generator with 1GHz output 1x Spectrum analyzer 3x rail power supply with 1.8V, 3.3V, and 5V 4x.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
9/25/08J. Lajoie - Muon Trigger Upgrade Review1 Muon Trigger Upgrade LL1 Electronics Iowa State University John Lajoie Cesar Luiz daSilva Todd Kempel Andy.
Optical Readout and Control Interface for the BTeV Pixel Vertex Detector Optical interface for the PCI board –1.06 Gbps optical link receiver –Protocol.
LOT System – Block Diagram. System Specifications (1) Sampling Rates. Maximum Ball Sampling Rate : 100 samples/sec. Maximum Sampling Rate per Student.
Lab instruments ELCT 201 Digital Multimeter Voltage Tester
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.
Sept. 7, 2004Silicon VTX Workshop - Brookhaven National Laboratory, Long Island, New York Prototype Design of the Front End Module (FEM) for the Silicon.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
BEPC II TIMING SYSTEM EPICS Seminar Presented by Ma zhenhan IHEP 20.August 2002.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
2009 LCWPaul RubinovFermilab 1 Rubinov LCWSA09. Previously, at MT6  We did a quick run in 2008 (parasitic with Minerva) 2 Rubinov LCWSA09.
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
FEE Electronics progress PCB layout 18th March 2009.
Timer 1 and 2 operation, PWM Principles. Timer 1 Operation.
Musical Sculpture A Final Project Block Diagram Presentation by: Clare Davis, Chen Li, & Austyn Hill.
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin.
Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.
Low-Energy Linac Tanks 2, 3, 4 and 5 (3 Slides). Station 7Station 3Station 5Station 4Station 2 BPM NIM BPM NIM BPM NIM BPM NIM 172 MHz 3/8” Heliax (N)
Status Presentation Group 7: 1394b Receiver Aparna Trimurty Stancil Starnes Jeff Shlipf March 28th, 2002.
1 Direct Digital Synthesizer STUDENT ： Tsung-Han Tu SN ： M
Presenter: Allen Duncan April 10, Highlights of the Last Week Tested Receiver without optical link Used Al shield to determine EMI presence Conducted.
Krzysztof Czuba, ISE, Warsaw ATCA - LLRF project review, DESY, Dec , XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Master Oscillator.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź, DMCS ATCA LLRF project review, DESY, 3-4.
Cosmic Microwave Technology, Inc.
NSG 4070 Signal generator and immunity test system Dr. Heinrich
Test Boards Design for LTDB
ADS54J66EVM Test with TSW14J10EVM and ZC706
ADS54J20EVM Test with TSW14J10EVM and ZC706
Readout board: DRS, Oscilloscope
Introduction to Sequential Logic Design
VELO readout On detector electronics Off detector electronics to DAQ
Enhancing and Implementing an Improved Gigabit Ethernet Card
Device test stations Multi-probe electrical DC injection and optical input/output Near-field measurement Analogue characteristics 1) 50GHz Network analyzer,
TSW3070 ARB WAVEFORM GENERATION
Setup for EVM Provide 8MHz 12dBm to CLK_IN SMA.
Custom Mezzanine for the MTF7 Processor
Near Field Probe Configuration
Presentation transcript:

G-bit ORx Sensitivity Measurement General Function Block Diagram. ORx Adapter-Board Design. Test Results. ORx 1.25Gbps, 2.5Gbps -9dBm, -12dBm, -17dBm (AOPd)

ORx Adapter G-Link OTx 40MHz Clock Generator Optical Attenuator 1x2 coupler Tektronix CSA8000 ORx Trig Output SYNC Tektronix PG 502 Block Diagram Out /Out Out /Out 114 Ohm +IN -IN ORx Adapter Ch1Ch5 Ch6 50ohm SMA

ORx Adapter top view ORx Adapter bottom view ORx Socket Power Connector(LEMO) “SMA” type Connector ORx Setup

G-Link & OTx Opto-Module

Clock Generator & Power Supply

Optical Attenuator ST type 50/125 1x2 Optical Coupler ST type 50/125

The Measurement O/E Converter, Ch1 Trigger Sampling Module Ch5,6

OTx-9dBm ORx-9dBm OTx-12dBm ORx-12dBm

OTx-17dbm ORx-17dBm

ORx-2.5Gb-9dBm ORx-2.5Gb-12dBm ORx-2.5Gb-17dBm

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.