INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #8. VLSI Components in CMOS Technology  Introduction  Resistor Design  Capacitor Design  Inductor Design 

Slides:



Advertisements
Similar presentations
Heat Generation in Electronics Thermal Management of Electronics Reference: San José State University Mechanical Engineering Department.
Advertisements

EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
Course: Analog Circuit Design Time schedule: Tu We Th Office hours: Tu Exams: Feb. (2), Jun.-Jul. (2), Sep.
Metal Oxide Semiconductor Field Effect Transistors
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
Analog VLSI Design Nguyen Cao Qui.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.

Adapted from Digital Integrated Circuits, 2nd Ed. 1 IC Layout.
EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
Lecture 11: MOS Transistor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 14: Interconnects Prof. Sherief Reda Division of Engineering, Brown University.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Lecture #25a OUTLINE Interconnect modeling
Cmpe222_04des_rules_ppt.ppt1 VLSI Digital Systems Design Process Enhancements and Design Rules.
Introduction to CMOS VLSI Design Interconnect: wire.
Microwave Interference Effects on Device,
Elettronica D. AA Digital Integrated Circuits© Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.
Circuit Characterization Feb 4, Basic Device Equations (p.51)  Cutoff region: V gs  V t  I ds = 0  Linear/non-saturation region: 0
Lecture 101 Capacitors (5.1); Inductors (5.2); LC Combinations (5.3) Prof. Phillips March 7, 2003.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Shunt-Peaking (1) By connecting an inductor in series with the load resistor (series connection in shunt with output), more current is used, for a longer.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Analog Layout.
Modern VLSI Design 4e: Chapter 7 Copyright  2008 Wayne Wolf Topics Global interconnect. Power/ground routing. Clock routing. Floorplanning tips. Off-chip.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Design Rules EE213 VLSI Design.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
CMOS Analog Design Using All-Region MOSFET Modeling 1 CMOS Analog Design Using All-region MOSFET Modeling Chapter 3 CMOS technology, components, and layout.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.
Microwave Network Analysis
EE415 VLSI Design 1 The Wire [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #9. NPN Transistor Fabrication  Introduction  NPN Fabrication-Simple Flow  AMI Bipolar Transistor Process 
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
CMOS Fabrication nMOS pMOS.
IC Fabrication/Process
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.
Purpose of design rules:
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
Chapter 4: Secs ; Chapter 5: pp
CMOS VLSI Fabrication.
Course: Analog Circuit Design Time schedule: Mo We Th Office hours: We Exams: Feb. (2), Jun.-Jul. (2), Sep.
LUMPED ELEMENTS ECB 3211 – RF & Microwave Engineering Module - I SOURCE: RF & Microwave Handbook, CRC Press 1.
Passive Integrated Elements Robert H. Caverly, Villanova University The creation of these notes was supported by a Grant from The National Science Foundation.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
UNIT II : BASIC ELECTRICAL PROPERTIES
CHAPTER 4: MOS AND CMOS IC DESIGN
Electric Circuits Fall, 2014
MOS Field-Effect Transistors (MOSFETs)
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
3D Vertical Solenoid Inductor by Electrodeposition Technique
Chapter 1 & Chapter 3.
Chapter 4 Interconnect.
Design Rule EMT 251.
Digital Integrated Circuits A Design Perspective
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Introduction to Layout Inverter Layout Example Layout Design Rules
9. Inductance M is a geometrical factor! L is a geometrical factor!
Manufacturing Process I
Presentation transcript:

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #8

VLSI Components in CMOS Technology  Introduction  Resistor Design  Capacitor Design  Inductor Design  MOSFETs (CMOS)  BJTs  BiCMOS

Introduction ( Chip Fabrication Cycle)

Resistor Design Assume we have a sheet of material of thickness t and width W, then A = W t Next assume that L = W ; which means that we have a square, then the resistance becomes the sheet resistance per square (Ω/□). Material technological parameters

Resistor Design The fabrication house supplies the designer with the values of the sheet resistance R □. R □ resistance of one square of the fabricated silicon layer. The engineer designs for the number of squares to be put in series or in parallel to get the needed resistance.

Resistor Design Sheet Resistance Counting Squares End Contacts Bends (Corners) RR 3R  R  /3 End contact = 0.3 to 0.4  (0.35  is typical) Corner = 0.65  CC=dxd 2dx2d

Resistor Design Example If R □ = 100 Ω/□, and the resistance needed is 200 Ω, then two squares are added in series. If the resistance needed is 50 Ω, then two squares must be put in parallel. n squares in series R= n R □ n squares in parallel R= R □ /n The sheet resistance of the diffused layer from 10 to 200 Ω (100kΩ?!)

Equivalent Resistance of End Contacts R= body resistance (nR  ) + end contacts resistance (2x0.35R  ) + corners resistance (n c x0.65R  ) + metal/Si contact resistance R C (usually very low) End contact = 0.35  CC=dxd 2dx2d

Resistor’s Accuracy Absolute Accuracy Matching Accuracy *Resistors are usually made from polysilicon * Inaccuracy comes from poly line edge-shift during processing (PR dimensional change, lateral etching, UV diffraction,…etc) *As inaccuracy is almost the same in the two resistors matching accuracy is very high

Absolute Accuracy R nominal = n R  =(nL/L) R  = (length/width) R  Include line-edge shift of   L R = (length   L / L   L) R   (length / L   L) R  = (length/L)(1  +  L/L) R  = (length/width) R  )(1  +  L/L) = R nominal (1  +  L/L)  L/L = 1 to 5 % R= nR  n squares L Length>>width

Matching Accuracy R1 = R1 nominal (1  +  L/L) R2 = R2 nominal (1  +  L/L) R1 / R2 = R1 nominal / R2 nominal Accurate VLSI designs should depend on resistance ratio rather than on absolute resistance n2 squares R1= n1R  n1 squares R2=n2 R  Matching resistors is feasible in ICs but accurate resistors are hard to obtain

How to Increase Absolute Accuracy ? Use rounded corners (since errors on corner squares are high) Use straight lines with metallic interconnects (to eliminate any corner effect) Use dummy features (to reduce over etching - see explaination)

Rounded Corners Current density is more uniformly distributed in rounded corners than in square corners Perfectly rounded shapes are sometimes not supported by Si foundries 45 o are accepted by most layout tools and Si foundries

Straight Poly Lines with Metallic Interconnects End contacts should have the lowest contact resistance Color Code for Masks: Red: Polysilicon Blue: Metalic interconnect Black: Contact cut

Dummy Poly Features The dummy shapes around the main body of the resistor makes the lateral etching equal allover the poly edges. Knowing the etching rate, the etching time is optimized to etch just the necessary volume of poly. Without dummy features With dummy features

How to Increase Matching Accuracy? Use pairs with common centroid (to reduce the effect of technological parameter spread also called gradient) R1 R2 dummy

Comparison of the Chip Area required for Serpentine Resistor Geometries Versus Multiple Straight Resistors

Capacitors Between two polys C nominal =  A / T ox Poly I Poly II Oxide dielectric const.,  r = 4 Upper poly II area Oxide thickness between poly I and Poly II

Capacitor’s Accuracy Absolute Accuracy Matching Accuracy * Inaccuracy comes from poly line edge-shift during processing (PR dimensional change, lateral etching, UV diffraction,…etc) *As inaccuracy is almost the same in the two caps matching accuracy is very high if of the same perimeter-to-area ratio

Absolute Accuracy A nominal = a x b (dashed line) A = A nominal -  x P  is the edge-shift P is the nominal perimeter = 2(a + b) Absolute Cap Error =  C/C=  A/A=-  x P/A (A is nominal) Error is proportional to the perimeter-to-area ratio Never use large perimeter features (like zigzags) a b

Matching Accuracy Cap ratio Error =  C1/  C2 = [C1 x  x P1/A1]/ [C2 x  x P2/A2] For matched caps C1=C2 (nominal and real values) P1/A1 = P2/A2 makes  C1=  C2 for matched real values

On Chip Inductors Square (hollow) Octagonal (hollow) Series resistance R s Parasitic cap C s Substrate Conductivity Losses R p Q=3 to 10 at 1 GHz Equivalent Circuit

Equivalent Circuit Elements C s = cap to substrate Substrate eddy current loss Substrate displacement current loss RpRp R s = series resistance

Substrate Resistivity Effect No substrate current loss Low cap (series caps) High self resonance frequency No substrate current loss Large cap Low inductance

Multi-Layer Inductors Series resistance increases linearly with number of turns while L increases quadratically, hence Q is improved L up to 60 nH

Bond Wire Inductors 1 nH / mm L = 3 to 4 nH, Q = 40 to 50 but poor reproducibility High pad and pin caps reduces the self-resonance frequency Not suitable for mass production

3-D Inductors High L (up to 15 nH). High Q ( ) Good reproducibility Large pad caps

Thanks Many thanks to Prof. Hany Fikry and Prof Wael Fikry for their useful materials that help me to prepare this presentation.