New PSB Beam Control Clock issues Working group meeting 01/02/2010 1/12 A. Blas, P. Leinonen, J. Sanchez-Quesada Participants: Pablo Alvarez-Sanchez, Maria.

Slides:



Advertisements
Similar presentations
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 181 Lecture 18 DSP-Based Analog Circuit Testing  Definitions  Unit Test Period (UTP)  Correlation.
Advertisements

Chelmsford Amateur Radio Society Intermediate Course (4) Transmitters
Digital Coding of Analog Signal Prepared By: Amit Degada Teaching Assistant Electronics Engineering Department, Sardar Vallabhbhai National Institute of.
Chapter 4 DC to AC Conversion (INVERTER)
DDC Signal Processing Applied to Beam Phase & Cavity Signals
Sampling and quantization Seminary 2. Problem 2.1 Typical errors in reconstruction: Leaking and aliasing We have a transmission system with f s =8 kHz.
Interfacing Analog and Digital Circuits
1 IF Receiver for Wideband Digitally Modulated Signals Direct Instructor: Doctor Ronen Holtzman, Microwave Division, Elisra Electronic Systems Ltd. Supervising.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 26.1 Data Acquisition and Conversion  Introduction  Sampling  Signal Reconstruction.
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
EET260: A/D and D/A converters
JF 12/04111 BSC Data Acquisition and Control Data Representation Computers use base 2, instead of base 10: Internally, information is represented by binary.
Pulse Code Modulation Lecture 5.
Lecture 7 AM and FM Signal Demodulation
Polar Loop Transmitter T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, D. Koh, D. Ripley, F. Balteanu, I. Gheorghe.
Modulation                                                                 Digital data can be transmitted via an analog carrier signal by modulating one.
Lecture 3 Data Encoding and Signal Modulation
EKT343 –Principle of Communication Engineering
Modulation Modulation => Converts from digital to analog signal.
EE 198 B Senior Design Project. Spectrum Analyzer.
Data Converter Performance Metric
ANGLE MODULATION 1. Introduction 2 Another class of modulation methods are frequency and phase modulation which referred to as angle- modulation methods.
Digital to Analog Converters
4.2 Digital Transmission Pulse Modulation (Part 2.1)
Digital Communication Techniques
Digital to Analogue Conversion Natural signals tend to be analogue Need to convert to digital.
Over-Sampling and Multi-Rate DSP Systems
Spectrum Analyzer Basics Copyright 2000 Agenda Overview: What is spectrum analysis? What measurements do we make? Theory of Operation: Spectrum analyzer.
Formatting and Baseband Modulation
Fundamentals of Digital Communication
Ni.com Data Analysis: Time and Frequency Domain. ni.com Typical Data Acquisition System.
DSP Techniques for Software Radio DSP Front End Processing Dr. Jamil Ahmad.
Lecture 1 Signals in the Time and Frequency Domains
DOLPHIN INTEGRATION TAMES-2 workshop 23/05/2004 Corsica1 Behavioural Error Injection, Spectral Analysis and Error Detection for a 4 th order Single-loop.
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
Lecture 18 DSP-Based Analog Circuit Testing
EBB Chapter 2 SIGNALS AND SPECTRA Chapter Objectives: Basic signal properties (DC, RMS, dBm, and power); Fourier transform and spectra; Linear systems.
2.5Gbps jitter generator Part 1 final presentation.
Filters and Delta Sigma Converters
Signal Encoding Techniques. Lecture Learning Outcomes Be able to understand, appreciate and differentiate the different signal encoding criteria available.
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
ECE 4710: Lecture #6 1 Bandlimited Signals  Bandlimited waveforms have non-zero spectral components only within a finite frequency range  Waveform is.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
The Physical Layer Lowest layer in Network Hierarchy. Physical transmission of data. –Various flavors Copper wire, fiber optic, etc... –Physical limits.
Capacitive transducer. We know that : C=kЄ° (A/d) Where : K=dielectric constant Є° =8.854 *10^-12 D=distance between the plates A=the area over lapping.
FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-
CHAPTER4: CONTINUOUS-WAVE (CW) MODULATION First semester King Saud University College of Applied studies and Community Service 1301CT.
ECE 4710: Lecture #5 1 Linear Systems Linear System Input Signal x(t) Output Signal y(t) h(t)  H( f ) Voltage Spectrum (via FT) AutoCorrelation Function.
SPECTRUM ANALYZER 9 kHz GHz
Physical Layer PART II. Position of the physical layer.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Physical Layer PART II.
New PSB Beam Control Upgrade of daughter cards Alfred Blas PSB rf Working group meeting 24/03/ Generation of REV clocks 2.Synchronization with.
Signal Analyzers. Introduction In the first 14 chapters we discussed measurement techniques in the time domain, that is, measurement of parameters that.
F. Caspers, S. Federmann, E. Mahner, B. Salvant, D. Seebacher 1.
High precision phase monitoring Alexandra Andersson, CERN Jonathan Sladen, CERN This work is supported by the Commission of the European Communities under.
4 Channel DAC (Petri): 3 boards available for testing (version 1)-> now Transition board-> 22/12/2010 End of Hardware tests-> 28/01/2011 Attached DDC firmware.
W.J.E.C. Electronics ET4 – Communication Systems Solutions to Sample Questions Jan 2010.
1 Noise Figure Improvement using a Front End Transformer Hooman 9/9/13.
April 12 | Comparison of Sophisticated Synthesizer Concepts and Modern Step Attenuator Implementations | 2 Comparison of Sophisticated Synthesizer Concepts.
CMOS Analog Design Using All-Region MOSFET Modeling
By. Jadhav Avinash J Roll no - 2K13E11. Reference: Hewlett Packard Agilent Technology Wikipedia GwINSTEK.
CI Lecture Series Summer 2010 An Overview of IQ Modulation and Demodulation Techniques for Cavity LLRF Control.
Sistem Telekomunikasi, Sukiswo, ST, MT Sukiswo
Presented by Ken Chan Prepared by Ken Chan
B.Sc. Thesis by Çağrı Gürleyük
Sampling rate conversion by a rational factor
Modulation Modulation => Converts from digital to analog signal.
New PSB beam control rf clock distribution
8.5 Modulation of Signals basic idea and goals
Presentation transcript:

New PSB Beam Control Clock issues Working group meeting 01/02/2010 1/12 A. Blas, P. Leinonen, J. Sanchez-Quesada Participants: Pablo Alvarez-Sanchez, Maria Elena Angoletta, Alfred Blas, Petri Leinonen, John Molendijk, Jorge Sanchez-Quesada, Maarten Schokker, Javier Serrano, Erik Van Der Bij

New PSB Beam Control Clock issues Working group meeting 01/02/2010 2/12 Clock source A. Blas, P. Leinonen, J. Sanchez-Quesada

New PSB Beam Control Clock issues 3/12 Clock in its context (typical simple loop) A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 4/12 Clock Jitter requirements ω i is the expected bandwidth of the system  For a 16 bits ADC and a 10 MHz sampled signal, J should be less than 1 ps P-P  For a 14 bits ADC and a 10 MHz sampled signal, J should be less than 4 ps P-P To take full advantage of the ADC/DAC dynamic range (N bits), the peak-peak jitter amplitude should be limited to: (author: Julian Dunn) Using a 16 bit conversion is typically to obtain a 14 bit dynamical performance (> - 84 dB FS of spurious) => Jitter < 4 ps P-P A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 5/12 Elements influencing the jitter within the clock generation chain 10 MHz Clock source: > 0.36ps RMS phase jitter integrated from 12kHz to 20MHz 10 MHz -> 1 GHz PLL: ADF4106 (-53dB FS with 10kHz BW = 9 bit eq dB FS with 10 Hz BW = 14 bit eq.) A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010 Following John’s advice, I went to see Donat and Julien who advised me to use ADIsimPLL, a free PLL simulator from analogue devices. From it, it seems like we can achieve -110 dBc/Hz (I didn’t try to optimize this value). => -84dB FS obtained with 400Hz BW = 14 bit eq.

New PSB Beam Control Clock issues 6/12 Elements influencing the jitter within the clock generation chain MDDS: AD9858 using a 10 bit DAC with AD9515 as a clock distribution unit (not used presently) Conclusion: Within the clock source circuitry, the PLL is the main limiting factor A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 7/12 Setup used to measure the MDDS jitter A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 8/12 FPGA performances -Stratix 3 A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 9/12 FPGA performances -Stratix 3 A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 10/12 FPGA performances -Stratix 3 Conclusion: In our context, the FPGA is not suited for clock management (250ps P-P with BW = 10 MHz correspond to a 8 bit signal quality) A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 11/12 Clock and tag to be distributed At 40 MHz, h clock = 4 => f rf = 10 MHz, one clock period (25 ns) represents 90 o of the rf phase. => We do want to have an uncertainty in the acquisition of the tag, to avoid 90 o phase jumps in the feedback system  Maximum tolerated skew between tag and clock = +/- 3ns  The tag signal should be routed the same way as the clock A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 12/12 Summary: The clock and tag should be created with a specific low-jitter electronic circuit (no FPGA) and routed along the same path This means a complete re-design of the MDDS mezzanine! A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010 Here Javier believes the tag could be routed as a data on a data line within the FPGA. He believes that one could take advantage of an automatic phasing circuit within the FPGA that delays the data line so as to avoid indeterminations when latched. This idea needs to be studied taking into account the rate of change of the clock and the response time of the phasing loop.

New PSB Beam Control Clock issues 13/12 A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 14/12 A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues 15/12 A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 01/02/2010

New PSB Beam Control Clock issues A. Blas 16/12 If J.ω i is small => => A sinusoidal modulation at ω j of the time value of a purely sinusoidal waveform at ω i corresponds in the frequency domain to the creation of two side-bands ω j apart from the “carrier” at ω i. The amplitude of these side-bands, relative to the main signal is J[s p-p ].ω i /4 or 20.log(J.ω i /4) dBc. Jitter on the sampling of an analogue signal can be interpreted as the sampling without jitter of a signal where the time value is modulated. (author: Julian Dunn) Working group meeting 01/02/2010

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 Example: for a 100 ps peak-peak sinusoidal jitter and a 10 MHz sampled signal, the modulation sidebands will be at -56 dBc (corresponds to a 9 bit SNR). To take full advantage of the ADC dynamic range (N bits), the peak-peak jitter amplitude should be limited to:  For a 16 bits ADC and a 10 MHz sampled signal, J should be less than 1 ps P-P  For a 14 bits ADC and a 10 MHz sampled signal, J should be less than 4 ps P-P

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 Brad Brannon, "Aperture Uncertainty and ADC System Performance," Applications Note AN-501, Analog Devices, If the input signal to be sampled is V IN =A IN.sin(ω IN.t) The variation of V IN with respect to time is expressed as: dV IN /dt = A IN.ω IN.cos(ω IN.t) If the sample is acquired t err after its expected arrival time, the maximum error on the acquired amplitude is: V err max = A IN.ω IN.t err If t err is expressed as an RMS value, so is V err … Although V err max is defined as the error at the input maximum slew, this simple model proves surprisingly accurate to estimate the degradation due to jitter. So, the assumption on t err is that it has a Gaussian amplitude distribution and the spectrum of white noise. In the time domain, sampling corresponds to a multiplication by a succession of unit pulses spaced by T S and in the frequency domain, to a convolution of the two spectra. The spectrum of the acquired signal is thus modulated in amplitude and frequency with t err as the modulating term. If

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 1.FPGA performances Many of the traditional methods manufacturers use to specify clock jitter do not apply to data converters or, at best, reveal only a fraction of the story. It is important that you know the bandwidth and spectral shape of the clock noise so that you can properly account for them during sampling. picoseconds of clock jitter quickly translate to decibels lost in the signal path.Many trade-offs relate to jitter, phase-noise, and converter performanceIt is difficult to provide a direct correlation between clock jitter and phase noise, but some guidelines exist for designing or selecting encoding sources from either a clock-jitter or a phase-noise perspective. Random jitter is characteristically gaussian; the rms time value or standard deviation of the occurrences specifies this random jitter. When considering the bandwidth of the noise that constitutes jitter for a data converter, the range is from dc to the encoding bandwidth, which exceeds far beyond the typical 12 kHz to 20 MHz that vendors often quote for standard clock-jitter measurements. Because the concern with jitter is increased wideband-converter noise, it is easy to estimate clock jitter by observing the degradation in noise performance of a converter. Equation 1 defines the SNR limitation due to jitter: EQUATION 1 SNR=-20log(2.pi.fanalog.tjitterRMS)dB where f is the analog input frequency and t is the jitter. Solving this equation for t puts it in the form of Equation 2, which defines the clock-jitter requirement, given a frequency of operation and an SNR requirement: => Can we use an FPGA as a clock gating unit?

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 1.MDDS Ref: Author: David Brandon => What should be taken care of when designing a DDS?

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 1.MDDS => To minimize noise coupling, it is advantageous to have a 2-wire, balanced connection between the DAC output and the limiter input. the real-world spectrum of an unfiltered DDS output is rich in spurious content. It contains DAC related harmonic distortion as well as the images of the fundamental Frequency. The images of the fundamental reside above the cutoff frequency of the reconstruction filter. However, the harmonics of the fundamental are also reproduced in the images. Images that extend into the 1st Nyquist zone (DC to ½ fc), appear as aliased versions of the harmonics. Thus, the images may appear within the filter pass band. These in band images of the DAC harmonics as well as out-of-band images not sufficiently attenuated by the filter can contribute significantly to the jitter observed on the output of the limiter The jitter present at the output of the limiter is due to spur-induced, cycle-to-cycle, modulation of the time interval at which the limiter threshold voltage is crossed. The jitter that is generated by this process is classified as deterministic jitter; it is related to the specific frequencies of the spurious content of the signal. The process of spurious components being converted to a phase, or timing error (jitter) via the limiting function is referred to as AM to PM conversion. If the bandwidth of the filter is reduced, either by using a low-pass filter with a reduced cutoff frequency, or a band-pass filter, the amount of spurious noise is reduced. Bandwidth limiting this spurious noise in turn reduces the magnitude of time jitter that is produced. The magnitude of the time jitter produced is proportional to the magnitude of the spurious components with respect to the slew rate of the fundamental signal. Noise coupling between the DAC output and the limiter input, including device noise from the limiter itself, can also contribute to increased jitter. In general, increased slew rate at the input to a limiter translates to less sensitivity to jitter induced by coupled noise. Because slew rate is proportional to frequency and amplitude, an increase in either parameter tends to improve jitter performance. The key points in minimizing jitter in DDS-based clock systems are maximizing the DAC output slew rate and implementing effective filtering of the DDS spurious components

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 1.MDDS From the ADC specs and the SNR measured on an FFT, one can derive the jitter of the input clock:

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 1.MDDS Jitter data was taken for three frequencies. At each of these frequencies three different filter configurations were used to demonstrate the impact of slew rate (frequency) and bandwidth limiting on the measured jitter. The power of the output level for each setting is also shown in order to monitor the slew rate at the limiter input for each test condition. The AD9958 is a DDS using a 10 bit DAC and the AD9515 is a clock distribution unit.

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 1.MDDS Setup used to measure jitter To further confirm the strong dependence on slew rate, additional data is taken with the AD9858 DDS (our present circuit in the MDDS), which is capable of delivering 40 mA of output current to a 50 Ω load. This enables an increased output power relative to a 50 Ω load and the associated greater slew rate. The AD9958 and AD9959 are multichannel DDS devices, and their outputs can be summed together to increase output power.

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 1.MDDS We need to know how a 14 bit DAC would improve the results The THS4302 (instead of the AD9515 in the tables) used as a comparator needs to be measured in terms of jitter. The AD9515 has the advantage of the dividers and of 2 channels.

New PSB Beam Control Clock issues A. Blas Working group meeting 18/09/ /12 1.MDDS We need to know how a 14 bit DAC would improve the results The THS4302 (instead of the AD9515 in the tables) used as a comparator needs to be measured in terms of jitter. The AD9515 has the advantage of the dividers and of 2 channels.