Design Tradeoffs of Long Links in Hierarchical Tiled Networks-on-Chip Group Research 1 QNoC.

Slides:



Advertisements
Similar presentations
Best of Both Worlds: A Bus-Enhanced Network on-Chip (BENoC) Ran Manevich, Isask har (Zigi) Walter, Israel Cidon, and Avinoam Kolodny Technion – Israel.
Advertisements

1 Networks for Multi-core Chip A Controversial View Shekhar Borkar Intel Corp.
Comparison Of Network On Chip Topologies Ahmet Salih BÜYÜKKAYHAN Fall.
COMPUTER NETWORK TOPOLOGIES
Computer Network Topologies
ASYNC07 High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link R. Dobkin, T. Liran, Y. Perelman, A. Kolodny, R. Ginosar Technion – Israel Institute.
Distributed Assignment of Encoded MAC Addresses in Sensor Networks By Curt Schcurgers Gautam Kulkarni Mani Srivastava Presented By Charuka Silva.
QuT: A Low-Power Optical Network-on-chip
A Novel 3D Layer-Multiplexed On-Chip Network
Managing Wire Delay in Large CMP Caches Bradford M. Beckmann David A. Wood Multifacet Project University of Wisconsin-Madison MICRO /8/04.
Network Layer Routing Issues (I). Infrastructure vs. multi-hop Infrastructure networks: Infrastructure networks: ◦ One or several Access-Points (AP) connected.
SLIP-2008, Newcastle upon Tyne, UKApril 5, 2008 Parallel vs. Serial On-Chip Communication Rostislav (Reuven) Dobkin Arkadiy Morgenshtein Avinoam Kolodny.
Handling Global Traffic in Future CMP NoCs Ran Manevich, Israel Cidon, and Avinoam Kolodny. Group Research QNoC Electrical Engineering Department Technion.
Module R R RRR R RRRRR RR R R R R Technion – Israel Institute of Technology The Era of Many-Module SoC: Revisiting the NoC Mapping Problem Isask’har (Zigi)
Module R R RRR R RRRRR RR R R R R Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip Zvika Guz, Isask ’ har Walter, Evgeny Bolotin, Israel.
Firefly: Illuminating Future Network-on-Chip with Nanophotonics Yan Pan, Prabhat Kumar, John Kim †, Gokhan Memik, Yu Zhang, Alok Choudhary EECS Department.
Interconnect Optimizations. A scaling primer Ideal process scaling: –Device geometries shrink by  = 0.7x) Device delay shrinks by  –Wire geometries.
MICRO-MODEM RELIABILITY SOLUTION FOR NOC COMMUNICATIONS Arkadiy Morgenshtein, Evgeny Bolotin, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel.
IP I/O Memory Hard Disk Single Core IP I/O Memory Hard Disk IP Bus Multi-Core IP R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R Networks.
LOW-LEAKAGE REPEATERS FOR NETWORK-ON-CHIP INTERCONNECTS Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel Institute of.
1 Link Division Multiplexing (LDM) for NoC Links IEEE 2006 LDM Link Division Multiplexing Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion –
Interconnect Optimizations
1 Evgeny Bolotin – ClubNet Nov 2003 Network on Chip (NoC) Evgeny Bolotin Supervisors: Israel Cidon, Ran Ginosar and Avinoam Kolodny ClubNet - November.
1 E. Bolotin – The Power of Priority, NoCs 2007 The Power of Priority : NoC based Distributed Cache Coherency Evgeny Bolotin, Zvika Guz, Israel Cidon,
1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.
Architecture and Routing for NoC-based FPGA Israel Cidon* *joint work with Roman Gindin and Idit Keidar.
SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.
University of Utah 1 The Effect of Interconnect Design on the Performance of Large L2 Caches Naveen Muralimanohar Rajeev Balasubramonian.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
High Throughput Route Selection in Multi-Rate Ad Hoc Wireless Networks Dr. Baruch Awerbuch, David Holmer, and Herbert Rubens Johns Hopkins University Department.
ECE 424 – Introduction to VLSI Design
TLC: Transmission Line Caches Brad Beckmann David Wood Multifacet Project University of Wisconsin-Madison 12/3/03.
Capacity of Wireless Mesh Networks: Comparing Single- Radio, Dual-Radio, and Multi- Radio Networks By: Alan Applegate.
1 University of Utah & HP Labs 1 Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0 Naveen Muralimanohar Rajeev Balasubramonian.
On-Chip Networks and Testing
EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today.
Report Advisor: Dr. Vishwani D. Agrawal Report Committee: Dr. Shiwen Mao and Dr. Jitendra Tugnait Survey of Wireless Network-on-Chip Systems Master’s Project.
Three-Dimensional Layout of On-Chip Tree-Based Networks Hiroki Matsutani (Keio Univ, Japan) Michihiro Koibuchi (NII, Japan) D. Frank Hsu (Fordham Univ,
SMART: A Single- Cycle Reconfigurable NoC for SoC Applications -Jyoti Wadhwani Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramaniam,
Traffic Flow Jerusalem to Tel Aviv Kiong Teo Yuval Nevo Steve Hunt.
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
50 th Annual Allerton Conference, 2012 On the Capacity of Bufferless Networks-on-Chip Alex Shpiner, Erez Kantor, Pu Li, Israel Cidon and Isaac Keslassy.
InterConnection Network Topologies to Minimize graph diameter: Low Diameter Regular graphs and Physical Wire Length Constrained networks Nilesh Choudhury.
Proposed Roadmap Tables on STRJ-WG1
10/03/2005: 1 Physical Synthesis of Latency Aware Low Power NoC Through Topology Exploration and Wire Style Optimization CK Cheng CSE Department UC San.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Traffic Steering Between a Low-Latency Unsiwtched TL Ring and a High-Throughput Switched On-chip Interconnect Jungju Oh, Alenka Zajic, Milos Prvulovic.
University of Michigan, Ann Arbor
© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Dynamic Traffic Distribution among Hierarchy Levels in Hierarchical Networks-on-Chip Ran Manevich, Israel Cidon, and Avinoam Kolodny Group Research QNoC.
Team LDPC, SoC Lab. Graduate Institute of CSIE, NTU Implementing LDPC Decoding on Network-On-Chip T. Theocharides, G. Link, N. Vijaykrishnan, M. J. Irwin.
Sebastian Max Radio and Frequency Assignment in Multi-Radio Multi-Channel Wireless Mesh Networks Radio and Frequency Assignment in Multi-Radio Multi-Channel.
Hybrid Optoelectric On-chip Interconnect Networks Yong-jin Kwon 1.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 Power-Aware System on a Chip A. Laffely, J. Liang, R. Tessier, C. A. Moritz, W. Burleson University of Massachusetts Amherst Boston Area Architecture.
Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles Zhiyi Yu, Bevan Baas VLSI Computation Lab, ECE Department University of California,
Design Space Exploration for NoC Topologies ECE757 6 th May 2009 By Amit Kumar, Kanchan Damle, Muhammad Shoaib Bin Altaf, Janaki K.M Jillella Course Instructor:
14/2/20041 Interconnect-Power Dissipation in a Microprocessor N. Magen, A. Kolodny, U. Weiser, N. Shamir Intel corporation® Technion - Israel Institute.
Temperature Aware Circuits A Temperature Sensor in the Interconnect Layer Matthew Lindsey.
University of Utah 1 Interconnect Design Considerations for Large NUCA Caches Naveen Muralimanohar Rajeev Balasubramonian.
The Interconnect Delay Bottleneck.
AODV-OLSR Scalable Ad hoc Routing
Pablo Abad, Pablo Prieto, Valentin Puente, Jose-Angel Gregorio
OpenSMART: Single-cycle Multi-hop NoC Generator in BSV and Chisel
Israel Cidon, Ran Ginosar and Avinoam Kolodny
High Throughput Route Selection in Multi-Rate Ad Hoc Wireless Networks
Summary Current density in a signal line was estimated, based on the simple circuit shown in Fig.1. This circuit is scaled down according to ITRS 2003.
Draw a cumulative frequency table.
Puneet Gupta1 , Andrew B. Kahng1 , Youngmin Kim2, Dennis Sylvester2
Pradeep Kyasanur Nitin H. Vaidya Presented by Chen, Chun-cheng
Presentation transcript:

Design Tradeoffs of Long Links in Hierarchical Tiled Networks-on-Chip Group Research 1 QNoC

Hierarchical NoCs Hybrid Ring/Mesh S. Bourduas and, Z. Zilic, “Latency reduction of global traffic in wormhole-routed meshes using hierarchical rings for global routing.” ASAP ‏ PyraMesh R. Manevich, I Cidon and, A. Kolodny. “Handling global traffic in future CMP NoCs” SLIP ‏ 2

Hierarchical NoCs lower hop distances 3

Max. Hop distance vs. Number of Modules 4

Parallel link delay model Elmore’s delay: Repeated wire [Bakoglu ]: 5

Links delay in 16x16 hierarchical NoC 300 mm 2 die Short 1 mm Medium 1.9 mm Long 3.4 mm 16x16 Mesh. 8x8, 4x4 Upper Levels Elmore’s Delay – Unrepeated, min. size global links (ITRS): 29 nm Technology Short: 0.11ns Medium: 0.41ns Long: 1.31ns 12X ~17mm 6

Adjusting delay of parallel links Wire sizing: Lower RC delay by changing wire pitch (S and W). Repeaters insertion: Lower wire delay by inserting repeaters. 7

Wire design parameters Λ W – Scaling of W vs. min. size global wire [ITRS]. ParameterRange ΛWΛW [1..50] ΛSΛS ρ[0..10] SRSR [0..1] Λ S – Scaling of S vs. min. size global wire ρ - Density of repeaters per millimeter S R – Repeaters’ size normalized to Bakolu’s optimal size 8

Cost of adjusted links Wiring Cost - Power Cost - Unified cost function - W C = 1 W C = 2 Min.Pitch 2X Min. Pitch WE USE 9

Finding lowest cost wires for target frequency ParameterRange ΛWΛW [1..50] ΛSΛS ρ[0..10] SRSR [0..1] 1.Shuffle multiple design configurations (Monte-Carlo). 2.For the target frequency, place each configuration on “Cost Function (CF)- Link Length” plane. 3.Lowest cost configurations along the Pareto curve. 10

Lowest cost links – 29nm-8nm technology nodes Max. achievable single cycle lengths – 29nm Max. achievable single cycle lengths – 20nm 11

Max. achievable link length for different target frequencies 3.4 mm 12

Back to our example 1 mm 1.9 mm 3.4 mm 29nm, 17nm, 10nm Technology nodes 1 GHz – 5GHz Target frequencies. Delay of wires at: Cost of adjusting wires to: 13

Our example – Delays of NoC wires before adjustements 1 GHz 2 GHz 5 GHz 3 GHz 4 GHz 14

Costs of adjusting wires to 1GHz 15 Cost Function (CF) [%] 1 GHz

Costs of adjusting wires to 2GHz 2 GHz Cost Function (CF) [%] 16

Costs of adjusting wires to 3GHz 3 GHz Cost Function (CF) [%] 17

Costs of adjusting wires to 4GHz 4 GHz Cost Function (CF) [%] 18

Costs of adjusting wires to 5GHz 5 GHz Cost Function (CF) [%] 19

Definition of cost overhead of adjusting long wires In our example (CF = Cost Function, l = length ): long – 3.4mmmed – 1.9mmshort – 1mm 20

Total length of each kind of links – our 16x16 NoC 21

Cost overhead of adjusting long wires – our 16x16 NoC 65 nm 28 nm 22

Conclusions Long links in hierarchical NoCs: Are a minority. 23

Thank You! 24

Area cost of repeaters 25