Built-In Self Test (BIST).  1. Introduction  2. Pattern Generation  3. Signature Analysis  4. BIST Architectures  5. Summary Outline.

Slides:

Advertisements

Similar presentations

Introduction to DFT Alexander Gnusin.

Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.

V. Vaithianathan, AP/ECE

Introduction to CMOS VLSI Design Lecture 17: Design for Testability David Harris Harvey Mudd College Spring 2004.

Design for Testability (DfT)

Experiment 2 PIC Program Execution & Built-In Self-Test.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.

5/13/2015 Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Built-in Self-test.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.

Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.

Testability Virendra Singh Indian Institute of Science Bangalore

EE466: VLSI Design Lecture 17: Design for Testability

Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.

Design for Testability Theory and Practice Lecture 11: BIST

Chapter 7: Testing Of Digital Circuits 1 Testing of Digital Circuits M. Balakrishnan Dept. of Comp. Sci. & Engg. I.I.T. Delhi.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 251 Lecture 25 Built-In Self-Testing Pattern Generation and Response Compaction n Motivation and economics.

Design for Testability

Testing of Logic Circuits. 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models  Observability and Controllability.

Comparison of LFSR and CA for BIST

ELEN 468 Lecture 251 ELEN 468 Advanced Logic Design Lecture 25 Built-in Self Test.

Design for Testability

TOPIC - BIST architectures I

TOPIC : BILBO BIST Architectures UNIT 5 : BIST and BIST Architectures Module 5.2 BIST.

TOPIC : Introduction to BIST and types of BIST

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.1 General Structure Unit Under Test Data Compressor Data Generator Comparator Display.

BIST AND DATA COMPRESSION 1 JTAG COURSE spring 2006 Andrei Otcheretianski.

EE141 VLSI Test Principles and Architectures Ch. 6 - Test Compression – P. 1 1 Chapter 6 Test Compression.

EE 447/EE547 1 VLSI DESIGN Lecture 10 Design for Testability.

Testimise projekteerimine: Labor 2 BIST Optimization

Introduction to CMOS VLSI Design Test. CMOS VLSI DesignTestSlide 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models.

CS Fall 2005 – Lec. #18: Testing - 1 Testing of Logic Circuits zFault Models zTest Generation and Coverage zFault Detection zDesign for Test.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Testability and architecture. Design methodologies. Multiprocessor system-on-chip.

CSE477 L28 DFT.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 28: Design for Test Mary Jane Irwin ( )

Introduction to VLSI Testing

Unit IV Self-Test and Test Algorithms

Pseudo-Random Pattern Generator Design for Column ‑ Matching BIST Petr Fišer Czech Technical University Dept. of Computer Science and Engineering.

Fault models Stuck-at Stuck-at-1 Reset coupling 0 0 Set coupling Inversion coupling Transition  /0 0 1 Transition  /1 1.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Built-In Self-Test (BIST) - 1.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Logic BIST Logic BIST.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS

Test pattern generator is BIST scan chains TESTGENERATOR COMPACOMPACCTTOORRCOMPACOMPACCTTOORRCTOR Control.

TOPIC : Introduction to Compression Techniques UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.

Page 1EL/CCUT T.-C. Huang May 2004 TCH CCUT Introduction to IC Test Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.

Technical University Tallinn, ESTONIA Introduction: The Problem is Money? Cost of testing Quality Cost of quality Cost Cost of the fault 100% 0% Optimum.

CS/EE 3700 : Fundamentals of Digital System Design

Mixed-Mode BIST Based on Column Matching Petr Fišer.

Technical University Tallinn, ESTONIA Copyright by Raimund Ubar 1 Raimund Ubar N.Mazurova, J.Smahtina, E.Orasson, J.Raik Tallinn Technical University.

TOPIC : Transition Count Compression UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.

Technical University Tallinn, ESTONIA 1 Raimund Ubar TTÜ Tallinn, 21. mai 2003 Hästitestitavad ja isetestivad digitaalsüsteemid.

TOPIC : RTD, SST UNIT 5 : BIST and BIST Architectures Module 5.2 Specific BIST Architectures.

POWER OPTIMIZATION IN RANDOM PATTERN GENERATOR By D.Girish Kumar 108W1D8007.

TITLE : types of BIST MODULE 5.1 BIST basics

July 10, th VLSI Design and Test Symposium1 BIST / Test-Decompressor Design using Combinational Test Spectrum Nitin Yogi Vishwani D. Agrawal Auburn.

Lecture 5: Design for Testability. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 12: Design for Testability2 Outline  Testing –Logic Verification –Silicon.

Hardware Testing and Designing for Testability

VLSI Testing Lecture 14: Built-In Self-Test

Motivation and economics Definitions

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)

Lecture 12: Design for Testability

Lecture 12: Design for Testability

Design for Testability

Lecture 12: Design for Testability

Sungho Kang Yonsei University

Lecture 26 Logic BIST Architectures

Mixed-Mode BIST Based on Column Matching

Motivation and economics Definitions

Presentation transcript:

Built-In Self Test (BIST)

 1. Introduction  2. Pattern Generation  3. Signature Analysis  4. BIST Architectures  5. Summary Outline

Built-In Self Test (BIST)   1. Introduction  2. Pattern Generation  3. Signature Analysis  4. BIST Architectures  5. Summary

Built-In Self Test (BIST) 1. Introduction

Built-In Self Test (BIST) 1. Introduction General Structure

Built-In Self Test (BIST) General Structure Unit Under Test Data Compressor Data Generator Comparator Display Reference BIST Controller Start/StopReady Electronic System 1. Introduction

Built-In Self Test (BIST) 1. Introduction

Built-In Self Test (BIST) 1. Introduction

Built-In Self Test (BIST) 1. Introduction

Built-In Self Test (BIST)   1. Introduction  2. Pattern Generation  3. Signature Analysis  4. BIST Architectures  5. Summary

Built-In Self Test (BIST) 2. Pattern Generation

Built-In Self Test (BIST) 2. Pattern Generation

Built-In Self Test (BIST) 2. Pattern Generation

Built-In Self Test (BIST) 2. Pattern Generation

Built-In Self Test (BIST) 2. Pattern Generation A fixed set of “optimal” test patterns, usually derived from fault simulation, is used.

Built-In Self Test (BIST) 2. Pattern Generation

Built-In Self Test (BIST) 2. Pattern Generation

Built-In Self Test (BIST) 2. Pattern Generation

Built-In Self Test (BIST) 2. Pattern Generation

Built-In Self Test (BIST) Pseudo-Random Generation using LFSR 2. Pattern Generation

Built-In Self Test (BIST) Example of a 4-bit LFSR as a Pattern Generator. Pseudorandom states generated by the LFSR. Pseudo-Random Generation using LFSR 2. Pattern Generation

Built-In Self Test (BIST)   1. Introduction  2. Pattern Generation  3. Signature Analysis  4. BIST Architectures  5. Summary

3. Signature Analysis Built-In Self Test (BIST)

3. Signature Analysis Built-In Self Test (BIST) Methods for Response Evaluation Steps for Response Evaluation: 

r-Bit (Internal XOR) Signature Generator. The content of the LFSR is the remainder of the division operation. 3. Signature Analysis Serial Built-In Self Test (BIST)

r-Bit (External XOR) Signature Generator. The content of the LFSR is not the remainder of the division operation. Serial 3. Signature Analysis

Serial Example of a 4-bit (External) Signature Generator. Built-In Self Test (BIST) 3. Signature Analysis

r-Bit (Internal XOR) Parallel Signature Generator. r-Bit (External XOR) Parallel Signature Generator. Parallel Built-In Self Test (BIST) 3. Signature Analysis

Problem: fault masking When compacting results, there is a probability of fault masking ! Probability of failing to detect an error in the response sequence: Serial input Parallel input Where: K: length of the sequence (# of bits) r: length of the LFRS (# of bits) 2 mL- r – 1 2 mL – 1 2 k-r – 1 2 k – 1 Where: L: length of the sequence (# of test vectors) m: length of a vector (# of bits) r: length of the LFRS (# of bits) Built-In Self Test (BIST) 3. Signature Analysis

Built-In Self Test (BIST) 3. Signature Analysis Modular LFSR Serial Compacter Example

Built-In Self Test (BIST) 3. Signature Analysis Modular LFSR Parallel Compacter Example

Built-In Self Test (BIST)   1. Introduction  2. Pattern Generation  3. Signature Analysis  4. BIST Architectures  5. Summary

Built-In Self Test (BIST) 4. BIST Architectures Built-In Logic Block Observer (BILBO)

4. BIST Architectures Built-In Self Test (BIST)

Modular Bus-Oriented Design with “BILBO”. Built-In Self Test (BIST) 4. BIST Architectures Built-In Logic Block Observer (BILBO)

4. BIST Architectures Built-In Self Test (BIST)

4. BIST Architectures General Form of a BILBO B1 = 1, B2 = 1: S.A. B1 = 1, B2 = 0: Normal Op. B1 = 0, B2 = 0: Scan B1 = 0, B2 = 1: P.G. MUX: B2 = 1: Out = Q1. B2 = 0: Out = Sin.

Example: 8-bit-Length Datapath Built-In Self Test (BIST) 4. BIST Architectures B1 = 1, B2 = 0: S.A. B1 = 1, B2 = 1: Normal Op. B1 = 0, B2 = 0: Scan B1 = 0, B2 = 1: Not Ap. MUX: B1 = 1: Out = Q1. B1 = 0: Out = Sin.

Built-In Self Test (BIST) Example: 8-bit-Length Datapath 4. BIST Architectures

Built-In Self Test (BIST) Example: 8-bit-Length Datapath 4. BIST Architectures

Built-In Self Test (BIST)   1. Introduction  2. Pattern Generation  3. Signature Analysis  4. BIST Architectures  5. Summary

Built-In Self Test (BIST)