MPEG-4 Structured Audio Mihir Anandpara EE 382C – Embedded Software Systems.

Slides:



Advertisements
Similar presentations
A Workflow Engine with Multi-Level Parallelism Supports Qifeng Huang and Yan Huang School of Computer Science Cardiff University
Advertisements

Mani Srivastava UCLA - EE Department Room: 6731-H Boelter Hall Tel: WWW: Copyright 2003.
Part II (MPEG-4) Audio TSBK01 Image Coding and Data Compression Lecture 11, 2003 Jörgen Ahlberg.
Computer Abstractions and Technology
Chorus Vs Unix Operating Systems Overview Introduction Design Principles Programmer Interface User Interface Process Management Memory Management File.
Implementation of an Audio Reverberation Algorithm
Embedded vs. PC Application Programming. Overview  The software design cycle  Designing differences  Code differences  Test differences.
Submitted by: Omer & Ofer Kiselov Supevised by: Dmitri Perelman Networked Software Systems Lab Department of Electrical Engineering, Technion.
Where Do the 7 layers “fit”? Or, where is the dividing line between hdw & s/w? ? ?
Roberta Eklund Consultant MPEG-4 AUDIO OVERVIEW. MPEG-4 Audio Overview Y Y Natural Audio Y Y T/F Y YCELP Y Y PARA Y Y Structured Audio Y YSAOL Y YSASL.
Enhanced Rendering of Fluid Field Data Using Sonification and Visualization Maryia Kazakevich May 10, 2007.
ACL, June Pairwise Document Similarity in Large Collections with MapReduce Tamer Elsayed, Jimmy Lin, and Douglas W. Oard University of Maryland,
Chapter 15 Digital Signal Processing
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Dynamic Hardware Software Partitioning A First Approach Komal Kasat Nalini Kumar Gaurav Chitroda.
MPEG-4 Cedar Wingate MUMT 621 Slide Presentation I Professor Ichiro Fujinaga September 24, 2009.
Oakkar Fall The Need for Decision Engine Automate business processes Implement complex business decision logic Separation of rules and process Business.
Signal Strength based Communication in Wireless Sensor Networks (Sensor Network Estimation) Imran S. Ansari EE 242 Digital Communications and Coding (Fall.
An Introduction Chapter Chapter 1 Introduction2 Computer Systems  Programmable machines  Hardware + Software (program) HardwareProgram.
©Ian Sommerville 2006Software Engineering, 8th edition. Chapter 12 Slide 1 Distributed Systems Architectures.
Zhonghua Qu and Ovidiu Daescu December 24, 2009 University of Texas at Dallas.
CHALLENGING SCHEDULING PROBLEM IN THE FIELD OF SYSTEM DESIGN Alessio Guerri Michele Lombardi * Michela Milano DEIS, University of Bologna.
Overview of Computing. Computer Science What is computer science? The systematic study of computing systems and computation. Contains theories for understanding.
Introduction CSE 1310 – Introduction to Computers and Programming Vassilis Athitsos University of Texas at Arlington 1.
Implementation of Parallel Processing Techniques on Graphical Processing Units Brad Baker, Wayne Haney, Dr. Charles Choi.
Timing Trials An investigation arising out of the Assignment CS32310 – Nov 2013 H Holstein 1.
Eric Keller, Evan Green Princeton University PRESTO /22/08 Virtualizing the Data Plane Through Source Code Merging.
A Metadata Based Approach For Supporting Subsetting Queries Over Parallel HDF5 Datasets Vignesh Santhanagopalan Graduate Student Department Of CSE.
A RISC ARCHITECTURE EXTENDED BY AN EFFICIENT TIGHTLY COUPLED RECONFIGURABLE UNIT Nikolaos Vassiliadis N. Kavvadias, G. Theodoridis, S. Nikolaidis Section.
Introduction CSE 1310 – Introduction to Computers and Programming Vassilis Athitsos University of Texas at Arlington 1.
NDA Confidential. Copyright ©2005, Nallatech.1 Implementation of Floating- Point VSIPL Functions on FPGA-Based Reconfigurable Computers Using High- Level.
Management for IP-based Applications Mike Fisher BTexaCT Research
1 Mpeg-4 Overview Gerhard Roth. 2 Overview Much more general than all previous mpegs –standard finished in the last two years standardized ways to support:
Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?
Refining middleware functions for verification purpose Jérôme Hugues Laurent Pautet Fabrice Kordon
PRET-OS for Biomedical Devices A Part IV Project.
1 Instruction Set Architecture (ISA) Alexander Titov 10/20/2012.
Module : Algorithmic state machines. Machine language Machine language is built up from discrete statements or instructions. On the processing architecture,
Numerical Libraries Project Microsoft Incubation Group Mary Beth Hribar Microsoft Corporation CSCAPES Workshop June 10, 2008 Copyright Microsoft Corporation,
Haney - 1 HPEC 9/28/2004 MIT Lincoln Laboratory pMatlab Takes the HPCchallenge Ryan Haney, Hahn Kim, Andrew Funk, Jeremy Kepner, Charles Rader, Albert.
MPEG-4 Systems Introduction & Elementary Stream Management
Mining Document Collections to Facilitate Accurate Approximate Entity Matching Presented By Harshda Vabale.
Gedae, Inc. Gedae: Auto Coding to a Virtual Machine Authors: William I. Lundgren, Kerry B. Barnes, James W. Steed HPEC 2004.
Chap 14 Presentation Layer Andres, Wen-Yuan Liao Department of Computer Science and Engineering De Lin Institute of Technology
Computer Science Faculty School of Software Engineering C INTERPRETER AND DEBUGGER (ISO/IEC 9899:2011) Developer: student of 203SE group: Lukyanov Dmitry.
Coevolutionary Automated Software Correction Josh Wilkerson PhD Candidate in Computer Science Missouri S&T.
International Symposium on Grid Computing (ISGC-07), Taipei - March 26-29, 2007 Of 16 1 A Novel Grid Resource Broker Cum Meta Scheduler - Asvija B System.
What is a Microprocessor ? A microprocessor consists of an ALU to perform arithmetic and logic manipulations, registers, and a control unit Its has some.
Some Computer Science Conceptual Background Material Doug Hogan This version for UIC Spring 2016 CS 107.
Introduction CSE 1310 – Introduction to Computers and Programming Vassilis Athitsos University of Texas at Arlington 1.
A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.
Uses some of the slides for chapters 3 and 5 accompanying “Introduction to Parallel Computing”, Addison Wesley, 2003.
MPEG-4 Structured Audio Mihir Anandpara EE 382C – Embedded Software Systems.
MPEG Digital Compression Standards Section III on MPEG-4 Lesley F. E. Jacques.
KERRY BARNES WILLIAM LUNDGREN JAMES STEED
Background Computer System Architectures Computer System Software.
WI2003 Automatic Composition of Web Service Workflows Using a Semantic Agent Jarmo Korhonen Helsinki University of Technology 15 October 2003.
Introduction to Algorithm Complexity Bit Sum Problem.
Research and Service Support Resources for EO data exploitation RSS Team, ESRIN, 23/01/2013 Requirements for a Federated Infrastructure.
Xbox 360 Architecture Presenter: Ataç Deniz Oral Date: 30/11/06.
DOWeR Detecting Outliers in Web Service Requests Master’s Presentation of Christian Blass.
Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms Ren Chen, Viktor K. Prasanna Ming Hsieh.
TensorFlow– A system for large-scale machine learning
Bisection and Twisted SVD on GPU
Introduction CSE 1310 – Introduction to Computers and Programming
Anne Pratoomtong ECE734, Spring2002
COSC121: Computer Systems
Characteristics of Reconfigurable Hardware
EE 4xx: Computer Architecture and Performance Programming
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

MPEG-4 Structured Audio Mihir Anandpara EE 382C – Embedded Software Systems

Overview Structured Audio Systems Audio Synthesis and Effects processing in MPEG-4 AudioBIFS layer in MPEG-4 Software Implementation and Results Conclusions and Future Work

Structured Audio Structured Coding v/s Traditional Coding Audio Synthesis through programs

Structured Audio in MPEG-4 Structured Audio Orchestra Language – SAOL Run-time control of sound through score Audio rate and Control rate separation Custom effects processing on sound signal

AudioBIFS Audio Binary Information For Scene Description Audio Composition, Effects Processing and Virtual Reality Modeling Scene Graph setup

Example

AudioFX node Download of custom effects post- processing on the composited/decoded sound signal Examples: Simple echo Reverberation Chorus

Complexity of Effects processing algorithms Critical issue in studying implementation of an execution engine for effects processing Complexity Vector Core Opcode calls Floating point divides, multiplies Memory accesses

Software Implementation Scene Graph setup AudioMix, AudioSwitch, AudioDelay nodes for sound composition Flexible and scalable signal processing engine for AudioFX node to implement several effects

Results Implementation of a subset of the AudioBIFS system SAOL execution engine for AudioFX Complexity analysis of typical effects processing algorithms Investigation of parallel execution of effects processing algorithms

Future Work Implementation of block-based signal processing at control rate

Questions?