11 Wireless Sensor Networks (WISeNET) CPU Group Second Presentation Almir Davis Yong Zhang Halligan Hall 03/03/2005.

Slides:



Advertisements
Similar presentations
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Advertisements

PART 5: (2/2) Processor Internals CHAPTER 15: CONTROL UNIT OPERATION 1.
Programmable Interval Timer
Chapter 10 Input / Output Organization CS 147 Yueyang Zhou.
8253/54 Timer Section /54 Timer Description and Initialization
Programmable Keyboard/ Display Interface: 8279
FPGA-Based System Design: Chapter 7 Copyright  2004 Prentice Hall PTR Topics n Bus interfaces. n Platform FPGAs.
9/20/6Lecture 3 - Instruction Set - Al1 The Hardware Interface.
System Design Tricks for Low-Power Video Processing Jonah Probell, Director of Multimedia Solutions, ARC International.
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics High-level synthesis. Architectures for low power. GALS design.
How is Information Transferred? Developing an Intuition for Network Communication Protocols a 6.UAT concept talk by Olga Stroilova.
Intention Seismic Measurement Early detection Wireless Communication Wide area coverage Chip level implementation Distortion Avoidance Empower the Country.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Integrated  -Wireless Communication Platform Jason Hill.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Wireless Terminal and PC Interface Using VLSI EE452 - Senior Project Members: Chris Brophy Matt Olinger Advisor: Dr. V. Prasad 5/2/02.
1 TRANSCEIVER TECHNOLOGY Presentation explores the Transceiver Design using a leading Manufactures Sales and Specification Sheets in the field. 1. Signaling.
Module I Overview of Computer Architecture and Organization.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
DESIGN & IMPLEMENTATION OF SMALL SCALE WIRELESS SENSOR NETWORK
1 An Adaptive Energy-Efficient MAC Protocol for Wireless Sensor Networks The First ACM Conference on Embedded Networked Sensor Systems (SenSys 2003) November.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Core of the Embedded System
The 8253 Programmable Interval Timer
MOBILE OPERATING ROBOT ON EMBEDDED SYSTEM
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
ECEn 191 – New Student Seminar - Session 9: Microprocessors, Digital Design Microprocessors and Digital Design ECEn 191 New Student Seminar.
Operating Systems Lecture 02: Computer System Overview Anda Iamnitchi
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
11 Wireless Sensor Networks (WSN) CPU Group Preliminary Presentation Almir Davis Yong Zhang Halligan Hall 02/10/2005.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
11 Wireless Sensor Networks (WSN) CPU Group Progress Presentation Almir Davis Yong Zhang Halligan Hall 03/17/2005.
What is Mechatronics? Mechatronics is the synergistic combination of mechanical engineering, electronics, controls engineering, and computers, all integrated.
Input/Output Computer component : Input/Output I/O Modules External Devices I/O Modules Function and Structure I/O Operation Techniques I/O Channels and.
 “Zigbee is a suite of high level communication protocols using small, low power digital radios based on an IEEE 802 standard.”  Basically- short-range.
Microprocessors For a microprocessor to give a working microcomputer system, which can be used for control tasks, additional chips are necessary, e.g.
ECE 526 – Network Processing Systems Design Computer Architecture: traditional network processing systems implementation Chapter 4: D. E. Comer.
Input-Output Organization
©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Programmable Logic Controllers LO1: Understand the design and operational characteristics of a PLC system.
IT3002 Computer Architecture
Control Unit Operations Chapter10:. What is Control Unit (CU)?(1)  Part of a CPU or other device that directs its operation.  Tells the rest of the.
Maze Twinbots Group 28 Uyen Nguyen – EE Ly Nguyen – EE Luke Ireland - EE.
Capability of processor determine the capability of the computer system. Therefore, processor is the key element or heart of a computer system. Other.
Chapter Microcontroller
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
INTRODUCTION The more you drive your car, the more you are at risk.
EKT124 Digital Electronics 1 Introduction to Digital Electronics
Microcontrollers & GPIO
ULTRASONIC DISTANCE METER USING 8051
Digital Fundamentals Floyd Chapter 1 Digital concepts Tenth Edition
Programmable Interval Timer
RAILWAY TRACK SNAP NOTIFICATION
GSM - GPS BASED VEHICLE TRACKING SYSTEM
Zigbee Networks Using Xbee Modules
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
A Wireless Sensor Node SoC with a Profiled Power Management Unit for IR Controllable Digital Consumer Devices Dong-Sun Kim, Member, IEEE, Byung-Soo Kim,
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Wireless Embedded Systems
Programmable Interval Timer
Topics Bus interfaces. Platform FPGAs..
Presentation transcript:

11 Wireless Sensor Networks (WISeNET) CPU Group Second Presentation Almir Davis Yong Zhang Halligan Hall 03/03/2005

22 Agenda  Project Description  Sensor Card Diagram  Sensor & Transceiver  CPU Design  CPU Open Issues  Questions from the Preliminary Presentation  Current Questions

33 Project Description The project’s objective is to design a network of independent sensors that would be able to sense the chemical structure of air’s particles and communicate the findings to the base computing station.

44 WSN Block Diagram

55 Sensor Card

66 Biochemical Sensors: A device incorporating a biochemical sensing element either intimately connected to or integrated within a transducer.

77 Biochemical Sensors Principles:

88 Current Sensors’ Detection Techniques  Surface wave acoustic detection  Ion mobility spectroscopy  Mass spectroscopy  Gas chromatography  Smart dust

99 CPU Block Diagram

10 CPU Receive

11 CPU Transmit (part a)

12 CPU Transmit (part b)

13 WSN CPU Arbitration

14 Open Issues  Shared sensor data bus  Clock frequency  “Active”, “Sleep” duty cycles  Internal CPU registers programmable wirelessly  In-Band Hot reset  Preamble size  Piggy-backed multi-sensor packets

15 Questions from the Preliminary Presentation  Can you put the CPU to sleep as well as the transceiver? –Transceiver can be put to sleep. CPU cannot.  In transceiver design you might want to separate RX & TX paths with different antennas to avoid collision. –Good observation. We will have separate control/data paths for the RX and TX side (reflected in the CPU design)  For power efficiency: A lot has to do with MOSFET scaling, voltage level, logic style, I/O pins. Will you address these issues? –We address the issue by reducing the number of IO pins, reducing the internal CPU memory size, and reducing the gate count by reducing the number of features. We will also address the issue of MOSFET scaling by choosing the vendor with a power efficient chip technology.

16 Questions from the Preliminary Presentation  Ambitious project, well thought through out, but will the end-product work? –  Warning! If everyone communicates to the base station it may lead to congestion, dropped messages etc… Need to clarify this transfer of data early on. –Na Wang, PH.D. student and the member of Professor’s Chang project team is assigned to deal with network related issues including the congestion issues.  Automatic power optimization after behavioral HDL code. –Good point. We do it at the RTL level but would appreciate your help if we are doing something wrong.

17 Questions from the Preliminary Presentation  How are you going to test the CPU before you build the CPU? –We will present the portion of the test right now …

18 ?