FTCA Lecture November 14, 2012 FTCA: On-Board Processing Design Optimization Framework Dr. Alan D. George Professor of ECE University of Florida Dr. Herman.

Slides:



Advertisements
Similar presentations
Enhanced matrix multiplication algorithm for FPGA Tamás Herendi, S. Roland Major UDT2012.
Advertisements

Sana Rezgui 1, Jeffrey George 2, Gary Swift 3, Kevin Somervill 4, Carl Carmichael 1 and Gregory Allen 3, SEU Mitigation of a Soft Embedded Processor in.
Scrubbing Approaches for Kintex-7 FPGAs
EEL6686 Guest Lecture February 25, 2014 A Framework to Analyze Processor Architectures for Next-Generation On-Board Space Computing Tyler M. Lovelly Ph.D.
HPEC 2012 Scrubbing Optimization via Availability Prediction (SOAP) for Reconfigurable Space Computing Quinn Martin Alan George.
April 30, Cost efficient soft-error protection for ASICs Tuvia Liran; Ramon Chips Ltd.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
CHREC F5/F6 W EEKLY M EETING F5-11: Device Performance Metrics and Mission-Critical Processing Nicholas Wulf Justin Richardson Quinn Martin Steven Fingulin.
1/28 ECE th May 2014 H ardware Implementation of Self-checking circuits on FPGA Project Team #1 Chandru Loganathan Sakshi Gupta Vignesh Chandrasekaran.
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
Computes the partial dot products for only the diagonal and upper triangle of the input matrix. The vector computed by this architecture is added to the.
Danish Space Research Institute Danish Small Satellite Programme FH Space_Environment.ppt Slide # 1 Flemming Hansen MScEE, PhD Technology Manager.
Surrey Space Centre, University of Surrey, Guildford, Surrey, GU2 7XH ESA Wireless Sensor Motes Study George Prassinos, SSC, University of Surrey.
Distributed Arithmetic: Implementations and Applications
A Performance and Energy Comparison of FPGAs, GPUs, and Multicores for Sliding-Window Applications From J. Fowers, G. Brown, P. Cooke, and G. Stitt, University.
Dynamic Power Consumption In Large FPGAs WILLIAM GARCIA, ANDREW MORTELLARO.
GPGPU platforms GP - General Purpose computation using GPU
2014 IEEE Aerospace Conference March 2, 2014 A Framework to Analyze Processor Architectures for Next-Generation On-Board Space Computing Tyler M. Lovelly.
Reconfigurable Computing in Space with Radiation-Hardened Xilinx FPGAs
Juanjo Noguera Xilinx Research Labs Dublin, Ireland Ahmed Al-Wattar Irwin O. Irwin O. Kennedy Alcatel-Lucent Dublin, Ireland.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
Sponge: List the six layers of the Earth.. Atmosphere A mixture of gases: N 2 78% O 2 21% Ar0.9% CO %
Radiation conditions during the GAMMA-400 observations:
Rawad N. Al-Haddad, Carthik A. Sharma, Ronald F. DeMara University of Central Florida Performance Evaluation of Two Allocation Schemes for Combinatorial.
Tufts Wireless Laboratory School Of Engineering Tufts University “Network QoS Management in Cyber-Physical Systems” Nicole Ng 9/16/20151 by Feng Xia, Longhua.
1 Introduction The TOP-modelPotential applicationsConclusion The Transient Observations-based Particle Model and its potential application in radiation.
I n t e g r a t e d D e s i g n C e n t e r / M I s s I o n D e s I g n L a b o r a t o r y N A S A G O D D A R D S P A C E F L I G H T C E N T E R Do.
A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.
M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Rad-Hard qualification for the LHCb RICH L0 electronics M. Adinolfi.
Uncovering the Multicore Processor Bottlenecks Server Design Summit Shay Gal-On Director of Technology, EEMBC.
Reconfiguration Based Fault-Tolerant Systems Design - Survey of Approaches Jan Balach, Jan Balach, Ondřej Novák FIT, CTU in Prague MEMICS 2010.
Energy-Aware Scheduling with Quality of Surveillance Guarantee in Wireless Sensor Networks Jaehoon Jeong, Sarah Sharafkandi and David H.C. Du Dept. of.
Advanced Computer Architecture, CSE 520 Generating FPGA-Accelerated DFT Libraries Chi-Li Yu Nov. 13, 2007.
HW/SW PARTITIONING OF FLOATING POINT SOFTWARE APPLICATIONS TO FIXED - POINTED COPROCESSOR CIRCUITS - Nalini Kumar Gaurav Chitroda Komal Kasat.
ASIP Architecture for Future Wireless Systems: Flexibility and Customization Joseph Cavallaro and Predrag Radosavljevic Rice University Center for Multimedia.
Single Event Effects in microelectronic circuits Author: Klemen Koselj Advisor: Prof. Dr. Peter Križan.
Space Radiation and Fox Satellites 2011 Space Symposium AMSAT Fox.
Implementation of Finite Field Inversion
Using Cycle Efficiency as a System Designer Metric to Characterize an Embedded DSP and Compare Hard Core vs. Soft Core Advisor Dr. Vishwani D. Agrawal.
J. Christiansen, CERN - EP/MIC
MAPLD 2005/202 Pratt1 Improving FPGA Design Robustness with Partial TMR Brian Pratt 1,2 Michael Caffrey, Paul Graham 2 Eric Johnson, Keith Morgan, Michael.
The Sun.
GSFC GOES-R Notional End-To-End Architectures Satellite Direct Readout Conference for the Americas December 9 – 13, 2002 Miami, Florida Sandra Alba Cauffman.
Experimental Evaluation of System-Level Supervisory Approach for SEFIs Mitigation Mrs. Shazia Maqbool and Dr. Craig I Underwood Maqbool 1 MAPLD 2005/P181.
Space Environment SSE-120 Please type in your questions and raise your hand so we can answer it during class.
StrideBV: Single chip 400G+ packet classification Author: Thilan Ganegedara, Viktor K. Prasanna Publisher: HPSR 2012 Presenter: Chun-Sheng Hsueh Date:
1 Leakage Power Analysis of a 90nm FPGA Authors: Tim Tuan (Xilinx), Bocheng Lai (UCLA) Presenter: Sang-Kyo Han (ECE, University of Maryland) Published.
Cosmic Rays2 The Origin of Cosmic Rays and Geomagnetic Effects.
Aerospace Conference ‘12 A Framework to Analyze, Compare, and Optimize High-Performance, On-Board Processing Systems Nicholas Wulf Alan D. George Ann Gordon-Ross.
In-Place Decomposition for Robustness in FPGA Ju-Yueh Lee, Zhe Feng, and Lei He Electrical Engineering Dept., UCLA Presented by Ju-Yueh Lee Address comments.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Image Enhancement Objective: better visualization of remotely sensed images visual interpretation remains to be the most powerful image interpretation.
SATELLITE ORBITS The monitoring capabilities of the sensor are, to a large extent, governed by the parameters of the satellite orbit. Different types of.
Lecture 17: Dynamic Reconfiguration I November 10, 2004 ECE 697F Reconfigurable Computing Lecture 17 Dynamic Reconfiguration I Acknowledgement: Andre DeHon.
A Novel, Highly SEU Tolerant Digital Circuit Design Approach By: Rajesh Garg Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
P201-L/MAPLD SEE Validation of SEU Mitigation Methods for FPGAs Carl Carmichael 1, Sana Rezgui 1, Gary Swift 2, Jeff George 3, & Larry Edmonds 2.
MAPLD 2005/213Kakarla & Katkoori Partial Evaluation Based Redundancy for SEU Mitigation in Combinational Circuits MAPLD 2005 Sujana Kakarla Srinivas Katkoori.
Sponge: List the six layers of the Earth.
Rad (radiation) Hard Devices used in Space, Military Applications, Nuclear Power in-situ Instrumentation Savanna Krassau 4/21/2017 Abstract: Environments.
CFTP ( Configurable Fault Tolerant Processor )
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
FPGA Implementation of Multicore AES 128/192/256
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Anne Pratoomtong ECE734, Spring2002
Sabra Djomehri SULI 2007 Stanford Linear Accelerator 8/15/2007
Xilinx Kintex7 SRAM-based FPGA
Presentation transcript:

FTCA Lecture November 14, 2012 FTCA: On-Board Processing Design Optimization Framework Dr. Alan D. George Professor of ECE University of Florida Dr. Herman Lam Assoc. Professor of ECE University of Florida Dr. Ann Gordon-Ross Asst. Professor of ECE University of Florida Nicholas Wulf Research Student University of Florida

Outline OBP Design Optimization Framework Overview  Dependability and power evaluation metrics  Hyperspectral imaging case study Dependability Metric  Space Orbit Overview  Space radiation analysis with CREME96  Atmospheric radiation Power and Performance Metric  Constrained linear optimization with linear programming 2

Outline OBP Design Optimization Framework Overview  Dependability and power evaluation metrics  Hyperspectral imaging case study Dependability Metric  Space Orbit Overview  Space radiation analysis with CREME96  Atmospheric radiation Power and Performance Metric  Constrained linear optimization with linear programming 3

On-Board Proc. Framework Goal: Provide theory for determining Pareto-optimal device & fault-tolerant (FT) strategy for on-board processing systems  Focus on small satellites, UAVs, smart munitions, AUVs  Generalized comparison framework deters ad hoc design methodology, leading to Pareto-optimal designs Approach: Divide exploration space into its key components for study  Device Set – Includes CPUs, DSPs, FPGAs, GPUs, & any Rad-Hard versions  FT Strategies – Sacrifice resources for fault tolerance (may be app-specific)  Mission Characteristics – Defines system’s environmental conditions  Application Set – Includes most common kernels (e.g., space apps.)  Analysis – Design evaluation metrics calculated from other components Is selected design acceptable? How does it compare to others? 4 Device Set FT Strategy Set Mission Characteristics Application Kernel Set Analysis

What is an FPGA? Field-programmable gate arrays provide large amounts of logic resources connected with a complex, configurable routing network  Logic resources: LUTs & FFs  Routing resources: Switchboxes  Specialized cores: BRAMs, DSPs, SERDES FPGA configuration memories stores the current state of the device  Modification of configuration memories effects the functionality of the device Benefits of FPGAs over traditional processors  Application-specific hardware enables efficient processing at low frequency and power  Large logic fabric enables massive algorithm parallelism  Run-time reconfiguration allows for time-multiplexing of multiple designs 5 Xilinx CLB Architecture 5

Computational Density (CD) used to analyze device performance  Developed within CHREC at the University of Florida  Applicable to wide range of architectures (e.g., CPU, DSP, GPU, FPGA, etc.)  Produces results in terms of operations per second Different CD result for each type of precision (e.g., bit, 8-bit int., 64-bit double) CD also depends on type of operation (e.g., add, multiply, divide) Standard objective methodology for calculating CD on FPGAs  Generate and analyze compute core on FPGA Perform twice for each core; one with and one without DSP resources Core must match desired precision & operation  Collect data on resources used and max freq.  Use optimal packing algorithm to determine maximum number of cores on device  CD equals number of cores times worst clock rate from the list of cores used Calculating Computational Density 6

Designs evaluated according to two metrics Power – power consumed by device  Sensor data rate & application determine amount and type of required processing  Device utilization is ratio of corresponding device CD to required processing  FT strategy overhead increases utilization  Linear interpolation between power range to find power consumption Dependability – time between failures  Device radiation characteristics and environment determine device upset rate  Low utilization causes lower vulnerability  FT strategies help to mitigate upsets Framework Methodology 7 Dependability 72% Consumed Device Power Sensor Utilization: 24%Utilization: 72% Device 100%0%50% Static Max Utilization Environmental Radiation (Particles / m 2 ·ster·s) Device Cross-Section (SEE / Particle·m 2 ) Power Device Upset Rate: 10 upsets/day 0.10 Only 72% of device is vulnerable TMR protects against 99% of upsets MTBF: days Sensor Dependability TMR = Triple-Modular Redundancy CD = Computational Density

Hyperspectral Imaging (HSI) enables detection of key materials within a scene  Detects intensities of hundreds of wavelengths for each pixel forming an image cube  Compares characteristic spectrum of pixels to spectral signatures of desired materials  Marks location of identified materials within the scene Image cube too large for transfer to processing station due to limited bandwidth Solution: perform computation in-situ and only transfer final results Two HSI missions chosen as case studies for on-board processing  Hyperion on EO-1 satellite requiring 2.2× bit integer MAC/s  AVIRIS on ER-2 aircraft requiring 348× bit integer MAC/s HSI Case Studies 8 DetectCompare Identify MAC = Multiply Accumulate

Studied design combinations of 6 FPGAs and 3 fault-tolerant strategies  Devices: 3 standard Virtexes, 2 low power Spartans, and 1 Rad-Hard SIRF  Fault-tolerant strategies: No fault tolerance (NFT): 0% overhead and no added reliability Algorithm-based FT (ABFT): 10% overhead and significant added reliability Triple-modular redundancy (TMR): 200% overhead and strongest reliability Power consumption and dependability metrics calculated for each design Raw Results 9 FPGA = Field-Programmable Gate Array Values predicted with linear regression on feature size in underlined italics

Framework determines Pareto-optimal designs based on metrics  Non-Pareto-optimal designs can be completely ignored Constraints on metrics enforced to remove invalid designs  Removes unreliable and/or power-hungry designs based on mission Out of 18 designs, only 5 designs selected as optimal for each mission  Designers decide which design is best based on desired tradeoffs Optimal Design Selection 10 EO-1 Hyperion Satellite ER-2 AVIRIS Aircraft

Outline OBP Design Optimization Framework Overview  Dependability and power evaluation metrics  Hyperspectral imaging case study Dependability Metric  Space Orbit Overview  Space radiation analysis with CREME96  Atmospheric radiation Power and Performance Metric  Constrained linear optimization with linear programming 11

Radiation & Single-Event Effects Radiation sources  Galactic cosmic rays  Solar flares and wind  Trapped protons & heavy ions (Van Allen Belts) Single-event effects (SEEs) are caused by energetic particles passing through Silicon  SEU – soft errors; appear as transient pulses or bit flips in memory  SEFI – soft error; causes entire device to stop functioning  SEL – results in high operating, possible damage to the device Effects of SEEs on FPGAs  Configuration memory faults Routing faults– broken connections or short circuits LUT faults - change in logical functions implemented BRAM and FF faults – data errors in the running design  Total Ionizing Dose (TID) limits component lifetime Silicon lattice damage Charge buildup within gate oxide 12 SEFI: single event functional interrupt SEU: single event upset MBU: multi-bit upset SEL: single event latchup 12

Various Orbits – LEO Low Earth Orbit (LEO)  Altitude: km Too much atmosphere under 200 km  Trapped ion radiation from poles and South Atlantic Anomaly (SAA)  Avg. upsets per day: <  A popular orbit for communications satellites Proximity to Earth means less energy to achieve orbit, less energy to communicate, and more detailed sensing Orbits may be sun-synchronous, but still orbit about once every 90 minutes, requiring a “constellation” network in order to provide continuous coverage  Also the home of the ISS: ~350 km altitude  Increasing space debris is a growing concern here 13 Low Earth Orbit 90-minute orbit (ISS)

Various Orbits – MEO & HEO Medium Earth Orbit (MEO)  Altitude: 2000 – 35,786 km Upper bound is Geostationary Earth Orbit (GEO)  Trapped ion radiation in Van Allen belt is most intense here Greater than 2000 upsets per device-day in worst parts  Home of GPS (12 hr period), Glonass (Russian), and Galileo (European)  Includes Highly Elliptical Orbit (HEO) Molniya orbit was invented by Russians to observe high latitude regions High Earth Orbit (HEO)  Altitude: > 35,786 km (anything above GEO)  Radiation from protons, heavy ions, and cosmic rays About 7 upsets per device-day around GEO  GEO is useful for communications and weather satellites 14

Various Orbits – Lagrangian Points Special case of 3-body problem  Discovered by Joseph Lagrange in 1772 Horseshoe Orbits  Interesting but not really useful L1 (Unstable)  Useful for sun-observing satellites L2 (Unstable)  Sun and Earth on same side of satellite means only 1 side needs heat shield  Useful for sensitive telescopes (James Webb & WMAP) L3 (Unstable)  Sun blocks communications with Earth; not currently used L4 & L5 (Stable)  These extremely stable orbits will allow the Solar Terrestrial Relations Observatory (STEREO) to capture 3D views of the sun; not currently used 15

Space Radiation - CREME96 Model used to predict the effects of radiation on electronics Requires the user to input several parameters  Orbit Two-line elements (TLE) contain orbit parameters for specific satellites  Solar conditions Cosmic radiation is at a maximum during solar minimum  Shielding Satellite structure will usually provide some shielding Shielding can sometimes worsen things, causing a particle shower  Device linear energy transfer (LET) characterization Specifies the likelihood of an upset occurring based on the amount of energy deposited by the intersecting particle 16

CREME96 Example A) Based on orbit and other input parameters, CREME96 predicts the amount, species, and energy of all ions passing through a unit area per unit time (flux) B) Fluxes are modified based on sheilding C) Fluxes are converted to LET specific to silicon D) Inner product of environment & device LET gives upset rate 17

Atmospheric Radiation Radiation may still affect devices that are not in space  Cosmic radiation is powerful enough to push through the magnetosphere and results in a neutron shower at higher altitudes Neutron flux peaks around 60,000 ft  This is where the cosmic rays have fully cascaded into a swarm of energetic neutrons that haven’t yet been absorbed by the air Xilinx produces device neutron radiation characteristics in its Rosetta report, which can be used to determine upset rates 18

Outline OBP Design Optimization Framework Overview  Dependability and power evaluation metrics  Hyperspectral imaging case study Dependability Metric  Space Orbit Overview  Space radiation analysis with CREME96  Atmospheric radiation Power and Performance Metric  Constrained linear optimization with linear programming 19

Improved CD Calculation Old Method  Pack device to its maximum to find max ops/cycle (1000 ops/cycle)  Multiply this by limiting frequency of all used cores (150 MHz)  1000 ops/cycle * 150 MHz = 150 GOPS New Method  Perform old method to find first CD  Restrict use of core with limiting frequency and find new CD  Continue removing limiting cores until design is impossible  Use design that reported best CD 800 ops/cycle * 200 MHz = 160 GOPS 20 EMPTY Mult DSP 400 units 200 MHz Add Logic 400 units – 300 MHz 50% Mult, 50% Add Mult Logic 100 units – 150 MHz Mult DSP 400 units 200 MHz Add Logic 500 units – 300 MHz 50% Mult, 50% Add

CD Packing Algorithm Packing algorithm requires us to optimize CD while obeying several constraints  Can’t use a negative number of resources or cores  Can’t exceed the device’s resource limits when placing cores  Must maintain a certain ratio between two or more groups of cores This problem is ideally suited for linear programming, which is used to optimize a system of linear equations consisting of non-negative variables  Developed in 1939 by Leonid Kantorovich to help Soviets in WWII by planning expenditures to reduce cost to Soviets and increase losses to the enemy  Kept secret until 1947 when George Dantzig published the simplex algorithm  Used postwar by many industries in their daily planning Here’s a simple example using only 2 variables (x and y)  Constraints: x ≥ 0, y ≥ 0, x + y ≤ 5, x ≤ 3, y ≤ 4  Maximize z: z = 2x + y  Constraints form a convex polytope  Equation for z sets a gradient  Only need to test the vertices (extreme points) 21

CD Packing Algorithm Example In this example, CD is calculated for the Virtex-6 LX75T-FF484-1 with a distribution of 50% multipliers and 50% adders and Int16 precision These are our available cores and core/device resources used/available Thus our equations are:  AddLogic = x 1 ≤ 0, AddDSP = x 2 ≤ 0, MultLogic = x 3 ≤ 0, MultDSP = x 4 ≤ 0  Distribution equation: x 1 + x 2 – x 3 – x 4 = 0  Resource constraints (use slack variables to handle inequalities): 16x x 3 + s FF = 93120, 25x 1 + 8x x 3 + 4x 4 + s LUT = 46560, x 2 + x 4 + s DSP = 288  CD minimizing equation: -x 1 – x 2 – x 3 – x 4 = -CD 22 Original matrix for simplex method Simplex phase 1 finds first basic feasible solution (BFS) Top row is non-positive. Final BFS. Results on right.

Optimizing for Power 23 There’s only one solution for achieving the maximum CD, but possible infinite solutions for a lower target CD, so we can optimize for power in these cases Thankfully, Xilinx and Altera power estimator tools assume dynamic power increases linearly with the number and frequency of each resource used  Using these tools, we can find the power required per resource per cycle  We can then use the resource count of each core to find it’s power/unit/cycle  We can then modify our system of equations to lock CD and optimize for power  CD/W can easily be found then for each CD Legend Int16 Int32 Float32 Float64 Target CD: 90 Target CD: 120

Conclusions Demand continues to grow for on-board processing  Increasing need for autonomy in outer space and sensor processing for handling improved sensors Increasing demand for space processing capabilities require innovative solutions to also satisfy the harsh constraints of space The OBP Design Optimization Framework aids designers in handling all of these constraints simultaneosly  Dependability is evaluated with CREME96 and vendor produced device datasheets  Power and performance are evaluated with linear programming 24