Counters Prepared by: Careene McCallum-Rodney. Introduction Counters uses a Toggle Flip Flops to count either UP or DOWN in binary. A toggle flip flop.

Slides:



Advertisements
Similar presentations
Counters Discussion D8.3.
Advertisements

Synchronous Counters with SSI Gates
COUNTERS Counters with Inputs Kinds of Counters Asynchronous vs
CDA 3100 Recitation Week 11.
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Practice Problems 2 Latch and Flip Flop ©Paul Godin Created September 2007 Last edit Aug 2013.
Counters Mano & Kime Sections 5-4, 5-5. Counters Ripple Counter Synchronous Binary Counters –Design with D Flip-Flops –Design with J-K Flip-Flops Counters.
Contemporary Logic Design Sequential Case Studies © R.H. Katz Transparency No Chapter #7: Sequential Logic Case Studies 7.1, 7.2 Counters.
CSCE 211: Digital Logic Design
CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
1 A TATA TBTB TCTC B C A B C (P) Binary Counter using Unclocked T-FF Since a pulse (P) is required to initiate each change of state: T A = BCP, T B = CP,
CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)
Sequential Circuit Introduction to Counter
Lab 5 :JK Flip Flop and Counter Fundamentals:
A presentation on Counters
Counters.
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Decimal Review ,00010,0001, Decimal ~ Base 10 number system 10 different numbers: 0, 1, 2, 3, 4, 5, 6, 7, 8,
Asynchronous Counters with SSI Gates
ECE 101 An Introduction to Information Technology Digital Logic.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Synchronous Counters ET 5. Thinking back In the past we have seen that asynchronous counters can be used to count binary in the order that we have filled.
2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Asynch 1.1 Asynchronous Counters 1 ©Paul Godin Last Edit Sept 2009.
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 9: Digital Electronics – Sequential Logic by Muhazam Mustapha, November 2011.
Electronics Merit Badge Class 3 1/17/2016 Electronics Merit Badge Class National Scout Jamboree 1.
Counters.
Electronics Merit Badge Class 3 3/13/2016Electronics Merit Badge Class 31.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
Shift Register Counters
Synchronous Counters, ripple counter & other counters Lecture 2
SERIAL MULTIPLIER Part 1
Sequential Logic An Overview
Synchronous Sequential Logic
Digital Design: Sequential Logic Blocks
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
Summary Latch & Flip-Flop
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
Figure 12-13: Synchronous Binary Counter
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
CSCE 211: Digital Logic Design
FLIP FLOPS.
COUNTING IN BINARY Binary weightings 0 x x x x 8
Dr. Clincy Professor of CS
ECE Digital logic Lecture 16: Synchronous Sequential Logic
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Assignment 1.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
CHAPTER 4 COUNTER.
MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin
Instructor: Alexander Stoytchev
Analysis with JK flip-flops
COUNTING IN BINARY Binary weightings 0 x x x x 8
EGC 442 Introduction to Computer Architecture
Switching Theory and Logic Design Chapter 5:
14 Digital Systems.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
CSCE 211: Digital Logic Design
Basic terminology associated with counter and sequential circuits.
Outline Registers Counters 5/11/2019.
Counters.
Forward Design by state transition table, and state graph
Presentation transcript:

Counters Prepared by: Careene McCallum-Rodney

Introduction Counters uses a Toggle Flip Flops to count either UP or DOWN in binary. A toggle flip flop is needed for each bit in the number.

Introduction If you are counting from 0—7, you will need 3 bits (because the largest number can be represented using 3 bits). If you are counting from 0—15, you will need 4 bits (because the largest number can be represented using 4 bits).

Up Counter (0 – 7)

Activity 1 Draw the block diagram for the up- counter from 0 – 15, inclusive.

Up Counter (0 – 7) The up counter connects the 2nd and 3rd TFF to the Q output. ◦ What this signifies is that the same way Q started that’s how the other two TFFs will start.

Up Counter (0 – 7) The first TFF will toggle every 2 clock periods. ◦ A clock period is each time the clock changes its state (i.e. the clock being on 0, 1, 0, 1 is 4 clock periods). 2 clock periods

Up Counter (0 – 7) The second TFF will toggle every 4 clock periods. The third TFF will toggle every 8 clock periods. 2 clock periods 4 clock periods 8 clock periods

Up Counter (0 – 7) Timing diagram

Up Counter (0 – 7) State Table Clk Q 0 Q 1 Q 2 Value in Decimal

Activity 2 Draw the timing diagram for the up- counter from 0 – 11, inclusive.

Down Counter (7 – 0)

Activity 3 Draw the block diagram for the down- counter from , inclusive.

Down Counter (7 – 0) The down counter connects the 2nd and 3rd TFF to the Q’ output. What this signifies is that the same way Q’ started that’s how the other two TFFs will start.

Down Counter (7 – 0) Timing Diagram

Down Counter (7 – 0) STATE TABLE Clk Q 0 Q 1 Q 2 Value in Decimal

Activity 4 Draw the timing diagram for the down- counter from 15 – 5, inclusive.