BALL GRID ARRAYS by KRISHNA TEJA KARIDI

Slides:



Advertisements
Similar presentations
with Reworkable Wafer-Level Underfill
Advertisements

Assembly and Packaging TWG
Packaging.
Non-Arc Welding Processes Resistive heating, chemical reactions, focused light and electrons, sound waves, and friction can also be used to join materials.
Chapter 30 Brazing, Soldering, Adhesive, Bonding
Experiments on Solder Column Interposer: cryogenic cleaning and local laser reflow Irving HAMON, Electronic Materials and Assembly Processes for Space.
Adhesive bonding Ville Liimatainen Contents Introduction – Adhesive bonding – Process overview – Main features Polymer adhesives Adhesive.
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
1 EAT – E-learning Electronics Assembling Technology E-learning Program Department of Electronics Technology Budapest University of Technology and Economics.
Alchemy Electronics Area Array Solder Bumping at the Substrate Level.
Composite Manufacturing Processes
Chapter 15: Fundamentals of Sealing and Encapsulation
Packaging ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 8, 2004.
EBP 412 Polimer Khursus.
FUNDAMENTALS OF IC ASSEMBLY
FUNDAMENTALS OF MULTICHIP PACKAGING
FUNDAMENTALS OF SINGLE CHIP PACKAGING
Stacked-Die Chip Scale Packages Adeel Baig. Microsystems Packaging Objectives Define Stacked-Die Chip Scale Packages (S- CSP) Explain the need for S-CSP.
Interconnection in IC Assembly
PCB design and fabrication Lin Zhong ELEC424, Fall 2010.
(Printed Circuit Board) Presented By S.Muthumari
3D PACKAGING SOLUTIONS FOR FUTURE PIXEL DETECTORS Timo Tick – CERN
Package Technology Trends and Lead Free Challenges C. Michael Garner, Fay Hua, Nagesh Vodrahalli, Ashay Dani, Tom Debonis, Raiyo Aspandiar, and Gary Brist.
Issues Driving Wafer-Level Technologies
Lead-Free Electronics Thermal Management of Electronics San José State University Mechanical Engineering Department.
The Role of Packaging in Microelectronics
Giga-snaP Socket & Adaptor High Performance IC Sockets And Adaptors.
IC packaging and Input - output signals
Chip Carrier Package as an Alternative for Known Good Die
1 5 Packaging Intro Ken Gilleo PhD ET-Trends LLC 44%
Chapter 10 Fundamentals of Wafer-Level Packaging Jason Mucilli Vincent Wu October 1, 2007.
BUILDING HDI STRUCTURES USING
Silver Flip-chip Technology: The Infinitesimal Joint Possibility Integrated circuit chips are traditionally connected to the packages by tiny wires. As.
Flip Chip And Underfills
Flip Chip Technology Lane Ryan. Packaging Options This presentation is going to focus on the advantages of the flip-chip method compared to wire bonding.
1/20 Passive components and circuits - CCP Lecture 13.
Electronics Miniaturization using Fine-Feature Nanosilver conductors
1 8 MEMS Packaging Ken Gilleo PhD ET-Trends LLC 2 Packaging Classification 1.Package discrete MEMS device (non-WLP) 2.Partial WLP; pre-packaging; e.g.
[1] National Institute of Science & Technology TECHNICAL SEMINAR PRESENTATION DILLIP KUMAR KONHAR EI POLYMER ON CHIP Under the guidance of Mr.
Comparison of various TSV technology
1 CHM 585/490 Chapter 19 Semiconductors. 2 The market for imaging chemicals – photoresists, developers, strippers, and etchants – for the combined semiconductor.
Flip Chip Technology Kim Dong Hwan Microwave Device Term Project
Introduction to Manufacturing Processes Pt. 2 © 2012 Project Lead The Way, Inc.Principles Of Engineering.
Interconnection in IC Assembly
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
M.Nuzaihan DMT 243 – Chapter 5 Fundamental Design For Reliability What is Design for Reliability, Microsystems Failure & Failure Mechanisms, Fundamental.
Electronic Protection
New Humiseal Products Chris Brightwell.
PCB Design Overview Lecture 11
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
Epoxy (Polyepoxide) Gerardo De Leon MEEN Epoxy ( Polyepoxide)
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Effects of Component Rework on Reliability rev01 Khaw Mei Ming - Keysight HDP User Group Project Meeting 4 th May 2016 © HDP User Group International,
Date of download: 6/24/2016 Copyright © ASME. All rights reserved. From: Void Formation Mechanism of Flip Chip in Package Using No-Flow Underfill J. Electron.
©2007 John Wiley & Sons, Inc. M P Groover, Fundamentals of Modern Manufacturing 3/e SOLDERING, AND ADHESIVE BONDING 1.Soldering 2.Adhesive Bonding.
IC packaging and Input - output signals
Plasma Ruggedized Solutions Proprietary & Confidential
Soldering Brazing.
Ultrasonic Welding Welding Technology/ 3.4 Ultrasonic Welding.
Integrated Circuits.
Different from welding: 1-no diffusion takes place 2-filler metal is used to produce a strong bond 3- require lower temperatures than fusion welding.
Introduction Purpose To explain the characteristics and features of the RTAN Series Precision Tantalum Nitride Thin Film Resistors Objectives To provide.
Electronics Interconnection at NPL
RIVETING BY Sukhbir Singh.
Variable Frequency Microwaves
Joining Methods.
Warpage, Adhesion, and Reliability
Interconnection in IC Assembly
IT 318: M12 PWB Manufacturing IT M11.
Step by Step Process of BGA Reballing
Presentation transcript:

BALL GRID ARRAYS by KRISHNA TEJA KARIDI

INTRODUCTION: The evolution of ball grid arrays (BGA). The necessity of ball grid array packages. The assembly process of BGA. The popcorn phenomenon. The under fill technology evolution.

EVOLUTION OF BGA: The circuits involved in the early stages are slow and the overall packaging is easy. As the circuit complexity increased along with the speed, the packaging method changed. The quad flat packages with less I/O connections are not much helpful. Area array packaging came into existence. BGA descended PGA.

NECESSITY OF BGA: The pins or leads are very fragile and the chance of breakage is more. They also exhibit some inductance which deteriorates the signal quality and also includes the time delay. The BGA can offer more number of I/O connections compared to quad flat package in the same area. The short interconnects does not add any inductance.

TYPES OF BGA’S: There are number of types of BGA’S and the popular ones are plastic ball grid arrays(PBGA), Tape array BGA, Metal BGA are some of the popular arrays. The PBGA has several advantages smaller footprint, high I/O interconnects, superior thermal and electrical characteristics.

ASSEMBLY PROCESS: The assembly process is same for all the types of BGA except for the substrate used. Types of substrates used: ceramic and organic substrates. Encapsulation process. Dam dispensing. Ball placement. Reflow process.

POPCORN PHENOMENON: Moisture absorption ability of PBGA due to organic substrates like glass epoxy, polyimide. Study of this phenomenon using three substrates like substrate without thermal vias, with closed thermal vias and open thermal vias. This phenomenon is studied assuming perfect adhesion between chip and substrate and considering some delamination at die adhesive layer.

POPCORN PHENOMENON: In perfect adhesion, the moisture can expand during reflow, so there will not be much effect.

POPCORN PHENOMENON: Consider the delamination, and the moisture is converted to vapour which results in the cracking of the package.

POPCORN PHENOMENON: The cracks occurs in two types: Type I and Type II.

POPCORN PHENOMENON: To prevent this open thermal vias are used so The popcorn phenomenon occurs when the moisture is penetrated through the substrate and molding interface and the vapour is much more than the flexible strength of the package. To prevent this open thermal vias are used so that the vapour goes out of them.

UNDER FILL TECHNOLOGY: It is important for the reliability of the package i.e. to bear the thermal fatigue in the package. It is important to extend the solder joint life of flip chip technology. Earlier as the number of components in an IC are less there is no issue of thermal fatigue. Due to organic substrates introduction, thermal fatigue played a major role in the reliability.

UNDER FILL TECHNOLOGY: A material used for underfill should have the following properties: 1. CTE match with the solder joint 2.lower absorption rate 3. good adhesion 4. cure time 5. good flowability

UNDER FILL TECHNOLOGY: The conventional method of epoxy underfilling is: 1. Flux dispense 2. Reflow 3. Flux Cleaning 4. Underfill dispense 5. Underfill cure Mechanical removal of chip.

UNDER FILL TECHNOLOGY: Mold release layer (parylene) underfill which is expensive. So reworkable underfills are needed like chemically reworkable underfills and thermally reworkable underfills. Epoxy based underfills that are soluble in organic acids. It is time consuming. Thermally reworkable underfills are quick. So the epoxy is thermally degraded and heated to remove the underfills and replace the chip but this method left some residue.

UNDER FILL TECHNOLOGY: Additives are added to epoxy create explosions thus removing the chip and also underfill is removed. Thermoset resins are also used which is a solid but gradually turns to liquid. Thermoplastics are also used but they don’t have good adhesion. Polymerizable thermoplastics are created and coupling agents are used for increase in adhesion.

UNDER FILL TECHNOLOGY: no-flow underfills are invented with the following properties: 1.fluxing for solder interconnects 2.latency to form solder joints 3.fully cured before reflow. Wafer-level-applied underfills

REFERANCES: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=550897 http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=367494 http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=904159