Uniformly-switching Logic for Cryptographic Hardware D. Maslov - University of Victoria, Canada I. L. Markov - University of Michigan, USA.

Slides:

Advertisements

Similar presentations

DAT2343 Basic Logic Gates © Alan T. Pinck / Algonquin College; 2003.

Advertisements

Marković Miljan 3139/2011

ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.

n-bit comparator using 1-bit comparator

L 18 : Circuit Level Design 성균관대학교 조 준 동 교수

Timing Analysis Predicated on a topological ordering. l 1 = 1 level: l 2 = 1 x y x y z z c s g1g1 g4g4 g3g3 g2g2 g5g5 l 3 = 2 l 5 = 2 l 4 = 3.

A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.

CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.

Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Aug 23, ‘021Low-Power Design Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Vishwani D. Agrawal Agere Systems,

CSE-221 Digital Logic Design (DLD)

4/28/05Vemula: ELEC72501 Enhanced Scan Based Flip-Flop for Delay Testing By Sudheer Vemula.

Week 7a, Slide 1EECS42, Spring 2005Prof. White Week 7a Announcements You should now purchase the reader EECS 42: Introduction to Electronics for Computer.

TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.

Logic Synthesis For Low Power CMOS Digital Design.

Reversible Circuit Synthesis Vivek Shende & Aditya Prasad.

Project Proposal RIPE: A Rapid Implication- based Power Estimator Sunil Motaparti, Gaurav Bhatia.

1 32-bit parallel load register with clock gating ECE Department, 200 Broun Hall, Auburn University, Auburn, AL 36849, USA Lan Luo ELEC.

Lecture 13, Slide 1EECS40, Fall 2004Prof. White Lecture #13 Announcements You should now purchase the reader EECS 40: Introduction to Microelectronics,

Combinational Comparators

Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving Zhiyuan He 1, Zebo Peng 1, Petru Eles 1 Paul Rosinger 2, Bashir M. Al-Hashimi.

COE 202: Digital Logic Design Combinational Circuits Part 4

By Praveen Venkataramani Vishwani D. Agrawal TEST PROGRAMMING FOR POWER CONSTRAINED DEVICES 5/9/201322ND IEEE NORTH ATLANTIC TEST WORKSHOP 1.

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

A comparison between different logic synthesis techniques from the digital switching noise viewpoint G. Boselli, V. Ciriani, V. Liberali G. Trucco Dept.

Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse.

Logic Synthesis For Low Power CMOS Digital Design.

Logic Synthesis for Low Power(CHAPTER 6) 6.1 Introduction 6.2 Power Estimation Techniques 6.3 Power Minimization Techniques 6.4 Summary.

Error-Correction &Crosstalk Avoidance in DSM Busses Ketan Patel and Igor Markov University of Michigan Electrical Engineering & Computer Science 2003 ACM.

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Design and Simulation of Multiplexer Cell Resistant to Side Channel Attacks.

Low Power – High Speed MCML Circuits (II)

EEE2243 Digital System Design Chapter 7: Advanced Design Considerations by Muhazam Mustapha, extracted from Intel Training Slides, April 2012.

Glitches/Hazards and ALUs

Sandrine AGAGLIATE, FTFC Power Consumption Analysis and Cryptography S. Agagliate Canal+Technologies P. Guillot Canal+Technologies O. Orcières Thalès.

Design of an 8-bit Carry-Skip Adder Using Reversible Gates Vinothini Velusamy, Advisor: Prof. Xingguo Xiong Department of Electrical Engineering, University.

1 Lecture 6 BOOLEAN ALGEBRA and GATES Building a 32 bit processor PH 3: B.1-B.5.

Computer Organization and Design Transistors & Logic - II Montek Singh Wed, Oct 16, 2013 Lecture 10.

Weikang Qian. Outline Intersection Pattern and the Problem Motivation Solution 2.

UNIVERSITY OF ROSTOCK Institute of Applied Microelectronics and Computer Science Single-Rail Self-timed Logic Circuits in Synchronous Designs Frank Grassert,

Jun Seomun, Insup Shin, Youngsoo Shin Dept. of Electrical Engineering, KAIST DAC’ 10.

A paper by: Paul Kocher, Joshua Jaffe, and Benjamin Jun Presentation by: Michelle Dickson.

1 Power estimation in the algorithmic and register-transfer level September 25, 2006 Chong-Min Kyung.

Basics of Energy & Power Dissipation

Logic Gates M. AL-Towaileb1. Introduction Boolean algebra is used to model the circuitry of electronic devices. Each input and each output of such a device.

Optimality Study of Logic Synthesis for LUT-Based FPGAs Jason Cong and Kirill Minkovich.

CS1Q Computer Systems Lecture 8

1  2004 Morgan Kaufmann Publishers Lets Build a Processor Almost ready to move into chapter 5 and start building a processor First, let’s review Boolean.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

Lecture # 5 University of Tehran

Arithmetic Logic Unit (ALU) Introduction to Computer Yung-Yu Chuang with slides by Sedgewick & Wayne ( introcs.cs.princeton.edu ), Nisan & Schocken (

Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

1 Arithmetic Where we've been: –Abstractions: Instruction Set Architecture Assembly Language and Machine Language What's up ahead: –Implementing the Architecture.

How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B

Quantum Circuit Simplification Using Templates D. Maslov - University of Victoria, Canada G. W. Dueck - UNB, Canada C. Young - University of Victoria,

1 Timing Closure and the constant delay paradigm Problem: (timing closure problem) It has been difficult to get a circuit that meets delay requirements.

November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.

Presented by Rania Kilany.  Energy consumption  Energy consumption is a major concern in many embedded computing systems.  Cache Memories 50%  Cache.

Circuit Synthesis A logic function can be represented in several different forms:  Truth table representation  Boolean equation  Circuit schematic 

A Synthesis Method for MVL Reversible Logic by 1 Department of Computer Science, University of Victoria, Canada M. Miller 1, G. Dueck 2, and D. Maslov.

CMOS OUTLINE » Fan-out » Propagation delay » CMOS power consumption.

Chapter 12. Chapter Summary Boolean Functions Representing Boolean Functions Logic Gates Minimization of Circuits (not currently included in overheads)

CSCI-100 Introduction to Computing

Topics The logic design process..

OUTLINE » Fan-out » Propagation delay » CMOS power consumption

Discrete Mathematics CS 2610

Digital Electronics and Logic Circuit

Presentation transcript:

Uniformly-switching Logic for Cryptographic Hardware D. Maslov - University of Victoria, Canada I. L. Markov - University of Michigan, USA

Outline - Motivation - Uniformly-switching logic and doubling construction - Circuit synthesis - Results and limitations page 1/7 DATE, Munich, Germany March 7-11, 2005

Motivation page 2/7 DATE, Munich, Germany March 7-11, 2005 Differential Power Attacks: When used, hardware requires power. Amount of energy used depends on the switching activity. Processing different keys results in different switching patterns. Problem 1: measuring power consumption may reveal vulnerable information (DPA).

Motivation page 2/7 DATE, Munich, Germany March 7-11, 2005 Heat dissipation monitoring: Monitoring circuit temperature distribution over the computation allows to locate areas of intensive computation. Problem 1: measuring power consumption may reveal vulnerable information (DPA). Problem 2: heat density dissipation monitoring may uncover secure information. Our solution: - uniformly-switching logic and doubling construction; - clever placement.

Uniformly-switching Logic page 3/7 DATE, Munich, Germany March 7-11, 2005 Definition. A gate f(x 1, x 2, …, x n ) = (y 1, y 2, …, y k ) with n inputs and k outputs is uniformly-switching iff there is a constant 0 < M such that for any input combination (x1, x2, …, xn), changing the value of any single bit in it will lead to changing exactly M output bits. AND u-s OR u-s XOR u-s

primary input input for C C2C2 Doubling construction page 4/7 DATE, Munich, Germany March 7-11, Take two copies of the circuit. - Switch input of one part every time other input does not switch. C C2C2 V SS clk T Q

Our solution page 5/7 DATE, Munich, Germany March 7-11, Take any circuit. - Substitute its gates with uniformly-switching. Results in constant amount of switching for any single input transition. - Build doubling construction on top of it. Equalizes amount of switching for any input transition. - Place each gate in C by its copy in C2. Prevents hot spots from building up.

Our solution: example page 6/7 DATE, Munich, Germany March 7-11, 2005

Results and Limitations page 7/7 DATE, Munich, Germany March 7-11, 2005 Our technique adapts existing circuits. The cumulative area overhead can be less than two times, but our best upper bound is ten times. Our uniformization and doubling constructions equalize energy dissipation for all inputs, states, as well as input and state transitions. Signal delay overhead is modest because we leave the structure of signal paths intact, but the area increase implies that wires may be times longer on average.

END Thank you for your attention! Uniformly-switching Logic for Cryptographic Hardware