Mid-Term Presentation October 5, 2007. Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Microprocessor Design Power Supply.

Slides:

Advertisements

Similar presentations

THS3000 Product Introduction Market Dynamics  Customers require more flexible solutions  Many test solutions are driven by both measurement needs.

Advertisements

Data Acquisition Risanuri Hidayat.

Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.

Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.

IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.

Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.

1 Cross ID Tag identification emulator Part A final presentation Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion –

Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.

Programmable logic and FPGA

Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.

ILAB (iTASK Module) Preliminary Design Review EE 496 March 3, 2007 Archimedes.

Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.

Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

Team May1310 Team Members: Taylor Bouvin – CPRE Kok Aun Chee (Kodi) – EE Anna Grimley – EE Mike Kinsella – CPRE Jake Kyro - EE Advisor: Professor Wang.

2 Lines Electronics I 2 C Analyzer Ching-Yen Beh Robert S. Stookey Advisor: Dr. J. W. Bruce.

Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan

Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.

Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.

General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.

® ChipScope ILA TM Xilinx and Agilent Technologies.

Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January

MICROCONTROLLERS. What is a microcontroller? A microcontroller is a nifty little gadget that houses a microprocessor, ROM (Read Only Memory), RAM (Random.

Experiment #3A: Introduction to Function Reduction, Function Forms, and VHDL Implementation CPE 169 Digital Design Laboratory.

Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.

CPLD 1.1 ©Paul R. Godin Last Mod: Dec 2013 gmail.com.

BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.

Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.

Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.

ECE 477 DESIGN REVIEW TEAM 2  FALL 2011 Members: Bo Yuan, Yimin Xiao, Yang Yang, Jintao Zhang.

DAQ Cards, or Instruments The purpose of this presentation is to familiarize new Lab View users to the different computer aided test recourses available.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.

Matt Waldersen T.J. Strzelecki Rick Schuman Krishna Jharjaria.

6/15/2002ECE 345 ECE 445: Senior Design Laboratory Lectures and Training in Electrical Hardware and Associated Skills.

Test your projects… ….from your PC!. Today’s Presentation Background Problem Statement Objectives Milestones Technical Approach Future Work Achievements;

집적회로 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.

FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.

Universal Measurement System with Web Interface Maciej Lipiński Ph.D. Krzysztof Poźniak, MSc Grzegorz Kasprowicz Wilga r.

An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

1. Hardware: each component on the microcontroller will need to be tested individually using multi-meters, logic analyzers, and circuit probe analysis.

Michael Lisoski Leblanc Meneses Jason Schaer Bryan Staton.

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.

Automated Antenna Controller. Our Team Sam Bryan – Team Leader Electrical Engineer LCD Hardware LCD Software Power Calculations Brandon Gray Electrical.

SEPTEMBER 25, 2008 Power Melder Midterm Presentation.

Soil Testing Data Logger Mid-Semester Presentation October 7, 2010.

High-Intensity Focused Ultrasound Therapy Array May1005 Alex Apel Stephen Rashid Justin Robinson.

P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.

Slides created by: Professor Ian G. Harris Embedded Systems  Embedded systems are computer-based systems which are embedded inside another device (car,

Team 2 Electricivic Ben Dannan Mark Snyder Matt Klutzke Mike Mitchell 1.

Mid-Term Presentation February 28, Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Power Supply Purchasing/Finance.

Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.

Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.

Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

Issues in FPGA Technologies

An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs

Microcontroller Enhancement Design Project

Difference Between SOC (System on Chip) and Single Board Computer

ECE 4110–5110 Digital System Design

This is the new logo for the XC4000X family

The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.

ECE 477 Final Presentation Team 2 Spring 2012

The Nostalgic 4 ECE 477 Group 5 Peter Salama John Mastarone

Microcontroller Evolution

The Virtual Instruments: Presentation 2

♪ Embedded System Design: Synthesizing Music Using Programmable Logic

Programmable logic and FPGA

Presentation transcript:

Mid-Term Presentation October 5, 2007

Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Microprocessor Design Power Supply Purchasing/Finance James Sakalaukus CPE PC Software System Integration Scott Wilson CPE FPGA Design Website Design

Overview Introduction Problem Solution Design Constraints Technical Practical Design Approach System FPGA Microprocessor PC Software Project Progress

Problem Test Equipment is Expensive Oscilloscopes and Function Generators are Chained to University Lab Benches Opportunity to Learn, Experiment, or Work is Limited to School or Work Hours Students, Hobbyists, and Small Businesses Cannot Afford to Purchase Their Own Equipment

Solution PC-Based Oscilloscope / Function Generator External Device can be Small and Inexpensive Leverages Computing Resources of any PC with a USB Port Graphical User Interface Standard Scope Probe Inputs and Function Generator Output Data can be Saved and Processed “Off-Line” by Excel, MATLAB, or other Analysis Tools

Constraints Technical Constraints Input and Output Sampled at 60 MSa/s 30 MHz Analog Bandwidth on Inputs/Outputs 20 Volt Peak to Peak Input with a 10x Probe 10 Volt Peak to Peak Output to a 50Ω Load

The Competition Bitscope BS310U [1] Stingray DS1M12 [2] DAWGi Sample Rate 40MSa/s1MSa/s60MSa/s Analog Bandwidth 100MHz250kHz30MHz Max. Input Voltage 208Vp-p10Vp-p20Vp-p Price$515.00$220.00$199.00

Constraints Practical Constraints Cost Manufactured for Less than $150 Sold for Around $200 Comparable products have an MSRP of up to $515 Ease of Assembly No Leadless Packages like BGA, CSP, etc. Components on Top of Board Only

System Design Several Possibilities Microprocessor with Built-in ADC Inexpensive Slow Trigger can be Implemented in Firmware Microprocessor, High Speed ADC, and Dual Port FIFO Most Expensive Fast Requires Separate Trigger Logic Microprocessor, High Speed ADC, and FPGA Moderate Cost Fast Trigger can be Implemented in Firmware

System Design μP with ADC μP, ADC, FIFO μP, ADC, FPGA CostLowHighModerate SpeedLowHigh Trigger Logic InternalExternalInternal

System Design

FPGA Design Two Main Options Altera Cyclone More Equivalent Gates Less RAM Slower More Expensive Xilinx Spartan 3E Fewer Equivalent Gates More RAM Faster Less Expensive

FPGA Design Altera Cyclone EP1C3 [3] Xilinx Spartan 3E XC3S100E [4] Logic Elements2,9102,160 Total RAM Bits59,90473,728 Speed Grade6ns4ns Maximum I/Os Price$16.00$7.90

FPGA Design

Microprocessor Design Two Main Options Cypress CY7C63513C Less Expensive Less RAM No Hardware SPI Support Microchip PIC18LF4550 More Expensive More RAM Hardware SPI Support

Microprocessor Design CY7C63513C [5] PIC18LF4550 [6] Operating Voltage V V RAM256 bytes2048 bytes USBLow SpeedFull Speed SPINoYes

Microprocessor Design PIC18LF4550

Software Design Two Main Options Custom Application Can Choose any Language for Implementation Start Fresh Significant Time Spent on Development Open Instrumentation Project (OIP) Tcl/Tk Work Within Predefined Framework Reduced Development Time

Software Design Custom Application OIP Programming Language AnyTcl/Tk Framework Flexibility HighLow Development Time HighLow

Software Design

Project Progress SeptemberOctoberNovember Analog Circuit Design Computer Software Microprocessor FPGA System Integration

References [1] MetaChip Pty. Ltd., “Bitscope Model 310,” Bitscope = PC Oscilloscopes and Analyzers, [Online]. Available: [Accessed Sept. 26, 2007]. [2] EasySync Ltd., “DS1M12 ‘Stingray:’ USB oscilloscope and waveform generator,” USB Instruments, [Online]. Available: instruments.com/documents/small_stingray.pdf. [Accessed Spet. 26, 2007]. instruments.com/documents/small_stingray.pdf [3] Altera, “Cyclone FPGA Family Datasheet,” Literature: Cyclone devices, [Online]. Available: [Accessed Sept. 26, 2007]. [4] Xilinx, “Spartan-3E FPGA Family Data Sheet,” Spartan-3E Data Sheets, [Online]. Available: [Accessed Sept. 26, 2007]. [5] Cypress Semiconductor, “Low-Speed High I/O, 1.5Mbps USB Controller,” CY7C63513C, [Online]. Available: cy7c63513c_8.pdf. [Accessed Sept. 26, 2007]. cy7c63513c_8.pdf [6] Microchip, “PIC18F2455/2550/4455/4550 Data Sheet,” PIC18F4550, [Online]. Available: [Accessed Sept. 26, 2007].