Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

Slides:

Advertisements

Similar presentations

ENEL111 Digital Electronics

Advertisements

Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Verification Project 2 Rubric for Plan/Report.

L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.

Hardware Description Languages Drawing of circuit schematics is not practical for circuits containing more than few tens of gates. We need a way to just.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

2/9/2007EECS150 Lab Lecture #41 Debugging EECS150 Spring2007 – Lab Lecture #4 Laura Pelton Greg Gibeling.

ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)

ECE Lecture 1 1 ECE 3561 Advanced Digital Design Department of Electrical and Computer Engineering The Ohio State University.

EE694v-Verification-Lect5-1- Lecture 5 - Verification Tools Automation improves the efficiency and reliability of the verification process Some tools,

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.

VHDL Structured Logic Design School of Electrical Engineering University of Belgrade Department of Computer Engineering Ivan Dugic Veljko.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

Copyright 2012 Joanne DeGroat, ECE, OSU 1 ECE 5462 HDL Design and Verification.

EE694v-Verification-Lect11-1- Lect : The FP adder test plan As noted earlier – there is a difference in black box and while box testing and verificiation.

L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.

Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.

Fsim_logic – A VHDL type for testing of FLYTRAP by Joanne E. DeGroat, Ph.D. Associate Professor The Ohio State University.

Verification Plan & Levels of Verification

1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.

Functional Verification Figure 1.1 p 6 Detection of errors in the design Before fab for design errors, after fab for physical errors.

Copyright 2009 Joanne DeGroat, ECE, OSU 1 ECE 762 Theory and Design of Digital Computers, II (A real course title: Design and Specification of Digital.

ECE 764 – Project B.  Why is package needed?  What is package to do?  The verification task.

L12 – VHDL Overview. VHDL Overview  HDL history and background  HDL CAD systems  HDL view of design  Low level HDL examples  Ref: text Unit 10, 17,

9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

VLSI stands for Very-large-scale integration (VLSI) is the process of creating integrated circuit by combining thousands of transistor into a single chip.

Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.

9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.

Computer Engineering 1502 Advanced Digital Design Professor Donald Chiarulli Computer Science Dept Sennott Square

An Overview of Hardware Design Methodology Ian Mitchelle De Vera.

Verification – The importance

M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.

1/8/ L2 VHDL Introcution© Copyright Joanne DeGroat, ECE, OSU1 Introduction to VHDL.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

EE694v-Verification-Lect7-1- Verification Plan & Levels of Verification The Verification Plan Yesterdays and today’s design environment Design specification.

ECE Lecture 1 1 ECE 561 Digital Circuit Design Department of Electrical and Computer Engineering The Ohio State University.

9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Midterm Exam Notes.

Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.

ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.

CprE 281: Verilog Tutorial Ben Magstadt – Master’s Student Electrical Engineering.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

VHDL From Ch. 5 Hardware Description Languages. History 1980’s Schematics 1990’s Hardware Description Languages –Increased due to the use of Programming.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.

State Machine Design with an HDL

1 A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used Verilog HDL VHDL (Very High Speed.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Introduction to the FPGA and Labs

Combinational Logic Design

VLSI Testing Lecture 5: Logic Simulation

VLSI Testing Lecture 5: Logic Simulation

Vishwani D. Agrawal Department of ECE, Auburn University

Week 5, Verilog & Full Adder

Hardware Description Languages

Lecture 1.3 Hardware Description Languages (HDLs)

Verification Plan & Levels of Verification

State Machine Design with an HDL

Teaching Functional Verification – Course Organization

Copyright Joanne DeGroat, ECE, OSU

IEEE Floating Point Adder Verification

THE ECE 554 XILINX DESIGN PROCESS

Design Methodology & HDL

© Copyright Joanne DeGroat, ECE, OSU

THE ECE 554 XILINX DESIGN PROCESS

Copyright Joanne DeGroat, ECE, OSU

Presentation transcript:

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware Designs Course Topic Objectives Learn to use verification tools and experiment on actual circuits designed in industry (or equal to) Learn to plan & carry out effective functional verification of a design Learn to work in teams to debug designs Both code and debug HDL design code

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -2- Functional Verification of Hardware Designs (cont) By the end of the course the student will have Verified several examples provided by the instructor (some may come from industry) Have an understanding of why verification is important Have an understanding of the level of complexity present in the verification of modern microcircuits

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -3- Grading/Project Projects - Project 1 – Floating Point Adder - Project 2/3 – Testing of a package for injected error testing and a design that uses it. - Students will work on projects 1, 2 in a group of four. Project 1 is due 2 weeks from when assigned. - Project 2 due date will be posted. - Project 3 – Fault tolerant circuit example which will include combinational and possibly sequential components.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -4- History 101 VHDL 1 st standardized in 1987 by IEEE VHDL about to be standardized again and will include many new aspects, several aimed specifically aimed toward verification (PSL) Verilog 1 st standardized in 1995 by IEEE Hardware Description Languages were the beginning of several new advances in chip and system design Simulation of chips and systems Synthesis of digital hardware Verification

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -5- History continued 1990 focus – Does chip work at all? 2000 focus – Does chip work in the system environment as specified? Today – more efficient verification than in 2000.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -6- Level of complexity problem From Note that this was a 2003 chart!!! There has been no slowdown in fielded systems. 10 core Xeon 2,600,000,000 Transistors On a 512 mm2 Die in a 32nm Process ~400,000,000 gates

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -7- Today’s design issue Gate counts and system complexity growing exponentially Bulk of time in design of an new IC is spent on verification In most companies there is at least a 1-to-1 ratio of design engineers to verification engineers. Real problem is not how to create the 12 Billion (or more) gate IC but how to verify it.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -8- What is verification? Verification is not a testbench or a series of testbenches. Verification is a process used to demonstrate the functional correctness of a design. It is the act of ensuring that the logic design conforms to the specifications. Verification does not insure that the specification is correct. (Next real advance in design will likely be specification languages!)

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -9- Testbenches VHDL (and Verilog) testbenches refer to the code used to create an input sequence to the design under test (DUT) and optionally observe the response. In project step testbenches do both and the error signal indicates that the results do not equal what is expected.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -10- Verification testbenches In verification the testbench provides the inputs and monitors the outputs. The challenge of verification is to determine what input patterns to supply and what is the expected output of a properly working design

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -11- EE762 testbenches The testbenches used in EE762 check the essentials of basic correct operation and are less than a typical verification testbench. The goal of the EE762 testbenches is to catch typical mistakes, check the operation in central and corner cases, and provide feedback to the student (the error signal). They are somewhat less than a testbench to be used for production of an IC.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -12- Verification Cycle Develop Environment Debug Design Regression RIT Hardware Debug Escape Analysis Create Testplan DESIGN

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -13- Verification Testplan Schedule Required tools Input and completion criteria Specific tests What is expected to be found with each test What’s not covered by the tests

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -14- Other parts of cycle RIT – stands for Release Interface Tape RIT is sending the design to the chip fab. Chip is fabricated and then IC is tested. Escape Analysis – Fully understand any bugs in fabricated part. A critical part of the IC verification process Reproduce in simulation if possible Lack of ability to reproduce means fix cannot be verified Could misunderstand the bug

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -15- Todays Work Form into your group of four Assignment will be covered. Verification of a Floating Point Adder. Behavioral and synthesis model provided.