New IP Drivers using drvIpac Module Driver:CANopen Carrier Driver:GPFC drvIpac ?? CANopen Tip810 CAN Tip810 mv162GPFCatc40vipc310vipc616 Module driver.

Slides:



Advertisements
Similar presentations
1 Operating Systems Input/Output Management. 2 What is the I/O System A collection of devices that different sub- systems of a computer use to communicate.
Advertisements

1 1999/Ph 514: Channel Access Concepts EPICS Channel Access Concepts Bob Dalesio LANL.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Software setup with PL7 and Sycon V2.8
Protocol Configuration in Horner OCS
Overview  CANopen is a CAN-based higher layer protocol. It was developed as a standardized embedded network with highly flexible configuration capabilities.
CAL (CAN Application Layer) and CANopen J. Novák Czech Technical University in Prague Faculty of Electrical Engineering Department of Measurement.
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Slide 1 Industrial Automation - Customer View - Training PhW - CANopen_en 02/ 2002 CANopen QUIZ CANopen QUIZ.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Chapter 7 Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats.
Anush Rengarajan Feng Zheng Thomas Madaelil
Intro to CANopen Networks E. Zivi Nov 6, 2014 References: 1.A CAN Physical Layer Discussion Microchip Application Note AN00228a 2.Controller Area Network.
Presented By Chandra Shekar Reddy.Y 11/5/20081Computer Architecture & Design.
Dirk Zimoch, EPICS Meeting April 2007, Hamburg Siemens S7 PLC Communication.
Managed by UT-Battelle for the Department of Energy Kay Kasemir Sept EPICS EtherIP Driver.
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
I/O Tanenbaum, ch. 5 p. 329 – 427 Silberschatz, ch. 13 p
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
OMNET++. Outline Introduction Overview The NED Language Simple Modules.
Fall 2000Datacom 11 Lecture 4 Socket Interface Programming: Service Interface between Applications and TCP.
SDR Test bench Architecture WINLAB – Rutgers University Date : October Authors : Prasanthi Maddala,
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
The University of New Hampshire InterOperability Laboratory Introduction To PCIe Express © 2011 University of New Hampshire.
ESA – UNCLASIFIED – For official use Introduction to CANopen.
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
Machine Instruction Characteristics
Chapter 13: I/O Systems Silberschatz, Galvin and Gagne ©2005 Operating System Concepts – 7 th Edition, Jan 2, 2005 Chapter 13: I/O Systems I/O Hardware.
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
1-1 NET+OS Software Group Flash API Multiple flash memory bank support New Flash API introduction Detailed Flash API Function presentation Supporting.
ICS – Software Engineering Group 1 GeneralTime Proposal Status at SNS and Ideas for EPICS base David Thompson Sheng Peng Kay-Uwe Kasemir.
Ethernet Driver Changes for NET+OS V5.1. Design Changes Resides in bsp\devices\ethernet directory. Source code broken into more C files. Native driver.
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
3.14 Work List IOC Core Channel Access. Changes to IOC Core Online add/delete of record instances Tool to support online add/delete OS independent layer.
Introduction First 32 bit Processor in Intel Architecture. Full 32 bit processor family Sixth member of 8086 Family SX.
Chapter 7 Larger Systems and the PIC 16F873A The aims of this chapter are to introduce: The architecture of the 16F873A microcontroller; The 16F873A memory.
Nevis FVTX Update Dave Winter FVTX Silicon Meeting 13 July 2006.
EPICS Release 3.15 Bob Dalesio May 19, Features for 3.15 Support for large arrays - done for rsrv in 3.14 Channel access priorities - planned to.
1 1999/Ph 514: Flow of Control EPICS Flow of Control Marty Kraimer APS.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
GPRS functionality overview in Horner OCS. GPRS functionality – Peer to Peer communication over GPRS – CSCAPE connectivity over GPRS – Data exchange using.
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
Recitation 7 Collections. Array List and Linked List Array List and Linked List are implementations of the same interface: List. As a result, they have.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
1 Who (what) is SAM?. 2 WORLD’S FIRST SAM.
1 Channel Access Concepts – IHEP EPICS Training – K.F – Aug EPICS Channel Access Concepts Kazuro Furukawa, KEK (Bob Dalesio, LANL)
WIFI design Guide based PW620-I b/g ----Hardware section Orin.Zhu August 31 st, 2007.
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
1 EPICS Flow of Control: EPICS Workshop at IHEP, Beijing, August 2001 EPICS Flow of Control Marty Kraimer APS.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
ECE 456 Computer Architecture Lecture #9 – Input/Output Instructor: Dr. Honggang Wang Fall 2013.
LonWorks Introduction Hwayoung Chae.
Controller Area Network
Automated ADT Interface Version .02
DT80 range Modbus capability
Practical example of C programming
Channel Access Concepts
Module 9 Troubleshooting.
The Programmable Peripheral Interface (8255A)
Channel Access Concepts
Presentation transcript:

New IP Drivers using drvIpac Module Driver:CANopen Carrier Driver:GPFC drvIpac ?? CANopen Tip810 CAN Tip810 mv162GPFCatc40vipc310vipc616 Module driver Carrier driver Generic driver API is hiding architecture of carrier board from driver

.... CANopen Tip810 putcreatedestroyrequestopenget Application interface can be used by device support or any other (non-)EPICS application. Carrier IP module TIP810 drvIpac carrierDrv i.e. GPFC, 162 Get addresses of module regs Direct access Interrupt initialisation etc. CANopen Driver for Tip810

Features of CANopen driver Data transfer is implemented for CAN/CMS data types Scalar datatypes: signed and unsigned int of any length (1..64 bits long), Boolean. Arrays of scalar types (fits in one CAN message) Structures of scalar‘s and arrays Indexed data types: up to 127 elements of scalar‘s, arrays or structures Support for CANopen minimum bootup CANopen node guarding Reconnect modules Report node and bus status to application (EPICS: Alarms)

Implementation CAN objects are created by an application can be destroyed again, if no other application uses it are either INPUT or OUTPUT objects have a list of one or more (for indexed data types only) mailboxes for data exchange CAN I/O requests tells the driver to update (input) or send (output) the mailbox contents are sent through a set of message queues to the driver are not queued if an old request for that object is still in the queue

Post processing is initialised and registered by the application Registration is implemented as linking into a list can be canceled at any time can be set to „one-shot“ or „repeative“ Not implemented now SDO (Service Data Objects) and everything depending CAL (extended) boot-up Emergency Messages String Data Types (on to-do-list)

Usage of CANopen driver in EPICS EPICS device support is using the same driver functions as internal driver mechanisms i.e. node guarding, startup, test creates a buffer with information for the driver (CAN-ID, post processing function pointers and arguments, etc.) creates a CAN I/O object registers for bus and modul error notifications links it‘s buffer into a list for „one-shot“ or „repeative“ callbacks is starting a timer and sets timeout error if it times out is requesting for the I/O

Examples for EPICS database links 1.: A 16-bit word from a CANopen digital input module (same for output) field CAN1- is the bus name created in the startup script N8- node id is 8 -> it‘s a CANopen node -> the default CAN- ID of the „predefined connection set“ is used, node guarding is enabled The data type 16Bit unsigned is default for the longin-support 2.: The second channel of a 4 channel 16 Bit ADC CANopen module field 3.: A CAN message contains 13 Bit of analog input data and 2 Bits of status in the ai-Record: field in the bi-Record: field the type BOOLEAN is default for bi. The second bit located left of the analog value is read into the bi record.

Differences to Andrews tip810 driver * CANopen drv/devSupdrvTip810/devSup CANopen boot-up CMS data types BOOL, INT, shared objects # bytes and shift Lowest Byte firstReverse (little endian) Node guarding CAN-ID or Node-ID addressing (CANopen) CAN-ID desired Mixed operation (CANopen and Layer2) * Please correct me if I‘m wrong