Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.

Slides:



Advertisements
Similar presentations
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 29, 2010 MOS Transistors.
Advertisements

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Lecture 11: MOS Transistor
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
CSCE 612: VLSI System Design Instructor: Jason D. Bakos.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
1 Lecture 4: Transistor Summary/Inverter Analysis Subthreshold MOSFET currents IEEE Spectrum, 7/99, p. 26.
Lecture 2: CMOS Transistor Theory
VLSI design Lecture 1: MOS Transistor Theory. CMOS VLSI Design3: CMOS Transistor TheorySlide 2 Outline  Introduction  MOS Capacitor  nMOS I-V Characteristics.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
Lecture 3: CMOS Transistor Theory
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor.
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Jan M. Rabaey The Devices Digital Integrated Circuits© Prentice Hall 1995 Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 28, 2011 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
1 Slides adapted from: N. Weste, D. Harris, CMOS VLSI Design, © Addison-Wesley, 3/e, 2004 MOS Transistor Theory.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 14: October 1, 2014 Layout and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 24, 2010 MOS Model.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 30, 2013 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 17, 2014 MOS Model.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: November 1, 2010 Dynamic Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 29, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 22, 2014 Pass Transistor Logic.
CMOS VLSI Design CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2007.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 10, 2014 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 26, 2011 MOS Model.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: September 22, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 19, 2012 Ratioed Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2012 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
Introduction to CMOS VLSI Design CMOS Transistor Theory
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
CMOS VLSI Design 4th Ed. EEL 6167: VLSI Design Wujie Wen, Assistant Professor Department of ECE Lecture 3A: CMOs Transistor Theory Slides adapted from.
MOS Capacitor Lecture #5. Transistor Voltage controlled switch or amplifier : control the output by the input to achieve switch or amplifier Two types.
Day 3: September 10, 2012 Gates from Transistors
Day 9: September 27, 2010 MOS Transistor Basics
Day 15: October 10, 2012 Inverter Performance
Day 15: October 14, 2011 Inverter Performance
Day 22: October 23, 2013 Pass Transistor Logic
Day 10: September 26, 2012 MOS Transistor Basics
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Presentation transcript:

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors Details

Last Time Focused on I vs V relationships –Effective resistance –Steady state Penn ESE370 Fall DeHon 2

Today Capacitance Penn ESE370 Fall DeHon 3

Theme Refining model –Exploring next level of complexity Penn ESE370 Fall DeHon 4

channel gate srcdrain Capacitance First order: looks like a capacitor Today: –Like resistance, it is not constant –Capacitance not just to gnd (drain) Penn ESE370 Fall DeHon 5

Capacitance Setup Penn ESE370 Fall DeHon 6

Capacitance Claimed looked like a capacitor to ground …but ground isn’t really one of our terminals –Don’t connect directly to it. –…source and body are often at ground… Penn ESE370 Fall DeHon 7

Capacitance Four Terminals How many combinations? –4 things taken 2 at a time? Penn ESE370 Fall DeHon 8

Capacitances GS, GB, GD, SB, DB, SD Penn ESE370 Fall DeHon 9

Moving Plates? What is distance from gate to conductor? –Depletion? –Strong Inversion? Penn ESE370 Fall DeHon 10

Capacitance Decomposition Penn ESE370 Fall DeHon 11

Overlap What is the capacitive implication of gate/src and gate/drain overlap? Penn ESE370 Fall DeHon 12

Overlap Length of overlap? Penn ESE370 Fall DeHon 13

Overlap Capacitance Penn ESE370 Fall DeHon 14

Overlap Capacitance Penn ESE370 Fall DeHon 15

Capacitance in Strong Inversion (easy case) Looks like parallel plate Gate – Channel –What is C GC ? –What is C GB ? Penn ESE370 Fall DeHon 16

Capacitance in Strong Inversion Looks like parallel plate Gate – Channel –C GC –C GB =0 Penn ESE370 Fall DeHon 17

Capacitance in Strong Inversion But channel isn’t a terminal –Split evenly with source and drain Penn ESE370 Fall DeHon 18

Capacitance in Strong Inversion Add in Overlap capacitance Penn ESE370 Fall DeHon 19

Channel Evolution Subthreshold Penn ESE370 Fall DeHon 20

Capacitance Depletion What happens to capacitance here? –Capacitor plate distance? Penn ESE370 Fall DeHon 21

Capacitance Depletion Capacitance becomes Gate-Body Capacitance drops as Vgs increases toward Vth Penn ESE370 Fall DeHon 22

Capacitance vs V GS Penn ESE370 Fall DeHon 23 G C GC C GCS = C GCD C GCB

Saturation Capacitance? Penn ESE370 Fall DeHon 24

Saturation Capacitance? Penn ESE370 Fall DeHon 25 Source end of channel in inversion Destination end of channel at or below threshold Capacitance shifts to source –Total capacitance reduced

Saturation Capacitance Penn ESE370 Fall DeHon 26 C GC C GCS C GCD V DS /(V GS -V T )

Contact Capacitance Penn ESE370 Fall DeHon 27

Contact Capacitance n + contacts are formed by doping = diffusion Depletion under contact –Contact-Body capacitance Depletion around perimeter of contact –Also contact-Body capacitance Penn ESE370 Fall DeHon 28

Contact/Diffusion Capacitance C j – diffusion depletion C jsw – sidewall capacitance L S – length of diffusion Penn ESE370 Fall DeHon 29 LSLS

Capacitance Roundup C GS =C GCS +C O C GD =C GCD +C O C GB =C GCB C SB =C diff C DB =C diff Penn ESE370 Fall DeHon 30

One Implication Penn ESE370 Fall DeHon 31

Step Response? Penn ESE370 Fall DeHon 32

Step Response Penn ESE370 Fall DeHon 33

Impact of C GD What does C GD do to the switching response here? –V2 –Vout Penn ESE370 Fall DeHon 34

Impact of C GD Penn ESE370 Fall DeHon 35

Idea Capacitance –To every terminal –Voltage dependent Penn ESE370 Fall DeHon 36 C GC C GCS C GCB

Region Example Penn ESE370 Fall DeHon 37

Switching Operation Consider Inverter Start with in=0V Output voltage? NFET region of operation? How off is it? Penn ESE370 Fall DeHon 38

Switching Operation Input rises from 0V When NFET cross into new region? What region cross into? Ids Current? What happens to Ids as V continues to rise? What is happening to Vout? Penn ESE370 Fall DeHon 39

Switching Operation Input at Vdd When NFET change operating regions? Which region move into? What’s happening to Vout? What region when settles to static voltage? Penn ESE370 Fall DeHon 40

Penn ESE370 Fall DeHon 41 Retrace Transition

Approach Identify Region Drives governing equations Use to understand operation Penn ESE370 Fall DeHon 42

Admin HW4 out due Thursday Make sure read 3.3 Lecture Friday Midterm 1 on Monday –Spencer review on Sunday –No lecture at noon – Andre office hour –Exam 7-9pm (location?) Penn ESE370 Fall DeHon 43