Offering the freedom to design solutions Sundance OEM Solution.

Slides:



Advertisements
Similar presentations
Sundance Multiprocessor Technology 3U PXI express Instrumentation, Test and measurement, Embedded vision, and Real-time solutions.
Advertisements

Sundance Multiprocessor Technology SMT702 + SMT712.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
ESODAC Study for a new ESO Detector Array Controller.
Analog Devices FMCOMMS1-EBZ WINLAB – Rutgers University Date : April 22, 2013 Authors : Prasanthi Maddala,
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Offering the freedom to design solutions Sundance PXIe Solution.
RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
A 10Gbps SMPTE 292M compatible optical interface July Sony Corporation.
Digital CFEB Prototype Plans 1 B. Bylsma, CSC Upgrade Workshop, Ohio State Univ., April 23-24, 2010 Ben Bylsma The Ohio State University.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
SE-IR Corporation 11/04 Goleta, CA (805) CamIRa TM SE-IR Corporation 87 Santa Felicia Dr. Goleta, CA (805)
Institute of Experimental and Applied Physics Czech Technical University in Prague 11th December 2007 Michal Platkevič RUIN Rapid Universal INterface for.
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
5 Feb 2002Alternative Ideas for the CALICE Backend System 1 Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Exercise 2 The Motherboard
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.
Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.
Embedded Sales Meeting New Product Update. What’s New at Acromag 1. PCIe Industry Pack Carrier 2. Update - cPCI IP Carrier 3. New IP Modules 4. PMC based.
Font 4 Review Digital Feedback System BPM Analogue Processor Digital Processor Feather Kicker Power Amplifier Pick up StriplinesKicker StriplinesBeam.
Concept of Modular Design Module Carriers Embedded or PC-Host Modules A/D,D/A,I/O DSP,FPGA IMAGING,MEMORY Systems Data Acquisition Medical Industrial Control.
Rapid prototyping platforms. Giving you the freedom to design solutions Providing Adopting Technology Adopting Technology to Process the Future.
Understanding Data Acquisition System for N- XYTER.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
TELL1 The DAQ interface board for LHCb experiment Gong guanghua, Gong hui, Hou lei DEP, Tsinghua Univ. Guido Haefeli EPFL, Lausanne Real Time ,
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Embedded Sales Meeting Intro the Virtex 6 XMC-6VLX – Putting it to Work.
Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.
Front-end readout study for SuperKEKB IGARASHI Youichi.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
® /1 The E is the Edge. ® /2 Density Leadership Virtex XCV1000 Density (system gates) 10M Gates In 2002 Virtex-E.
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
Student: Vikas Agarwal Guide: Prof H S Jamadagni
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Capture and record 1GHz signal (Block Diagram)
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
— Analog Devices Confidential Information — 1 High Speed DAC Selection Table Single DACs & QDUCs Part # Resolution (Bits) DAC Update Rate (MSPS) Signal.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
TRANSMISSION LINE MULTIPLE FAULT DETECTION AND INDICATION TO EB
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
UMAC 구성예 (1) ▪ CPU (w/ WD Board) - Ethernet (TCP/IP)
Iwaki System Readout Board User’s Guide
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
Front-end for BAMs Samer Bou Habib How to edit the title slide
Ruggedized Camera Encoder
PERSPECTIVE ON MICROWAVE MONITOR AND CONTROL INTERFACES
Commodity Flash ADC-FPGA Based Electronics for an
Presentation transcript:

Offering the freedom to design solutions Sundance OEM Solution

Sundance Local Bus Created in 2004 to overcome: Created in 2004 to overcome: –Migration from one generation to next generation of FPGA Modules –Increase the life-time of peripherals for FPGA Modules. –Eliminate the PCB cross-talk, using LVDS –Reduce PCB heat-transfer from FPGA. %20Sundance%20Local%20Bus%20Specifi cation.pdf %20Sundance%20Local%20Bus%20Specifi cation.pdf %20Sundance%20Local%20Bus%20Specifi cation.pdf %20Sundance%20Local%20Bus%20Specifi cation.pdf

Sundance Local Bus 120 I/O pins 120 I/O pins –3 banks of 16-bit port. Default LVDS, but will work as LV-TTL Default LVDS, but will work as LV-TTL Max. speed is depending on FPGA Max. speed is depending on FPGA –Virtex-5 is up to 1.25Gbps per pair of IO Separate Power Supplies Separate Power Supplies – –+3.3, +5, +12 and –12 Volts.

Sundance Local Bus

Dual 210MHz ADC Module SMT MHz; 12-bit Dual ADC Sundance Local Bus LVPECL clock External trigger

Octal ADC Module SMT MHz; 12-bit Octal ADC Dual Quad ADC Sundance Local Bus LVPECL clock External trigger

Dual 1GHz ADC Module SMT391 1GHz ; 8-bit Integrated Dual ADC Sundance Local Bus LVPECL clock External trigger

Quad 125MHz ADC Module SMT MHz; 14bit Integrated Dual ADC Sundance Local Bus PECL clock External trigger

Dual 1GHz DAC Module SMT381 1GHz ; 14-bit Integrated Dual DAC Sundance Local Bus LVPECL clock External trigger

Dual High Speed DAQ Module SMT MHz Dual 14-bit ADC 500MHz Dual Integrated 16-bit DAC Sundance Local Bus LVPECL clock External trigger

Quad Medium Speed DAQ Module SMT MHz; 12-bit Quad ADC Dual 12-bit, 250MHz Dual DAC Sundance Local Bus LVPECL clock External trigger

Dual DDS Module SMT399 Multiple Signal Generator Dual Direct Digital Synthesizer 14-bit ; 400MSPS Square signals External triggers Sundance Local Bus

Dual MIMO RF Module SMT901 2x2 MIMO RF Front-end Quad 80MSPS, 10-bit ADC Quad 160MSPS, 10-bit DAC 2.4GHz & 4.9GHz ISM RF Band SLB

Dual WiMax RF Module SMT903 Dual 80MSPS, 10-bit ADC Dual 200MSPS, 10-bit DAC Dual 3.5GHz WiMax Transceivers Sundance Local Bus

Multiple Video Decoder Module SMT909 Dual PAL/NTSC Video decoder 16 Analog CVBS Inputs 8 Y/C Inputs, 4 analog components Sundance Local Bus

DVI Interface Module SMT MHz DVI Decoder – SIL MHz DVI Encoder – TFP410 EDID Prom Sundance Local Bus

Quad 1 Gigabit Ethernet Module SMT945 Quad 1 Gigabit Ethernet w. RJ45 Twelve buffered LVTTL Sundance Local Bus Price: €

Dual Camera-Link Module SMT949 Dual Base Camera Link Single Medium or Full Camera Link 85MHz clock Allowing 765Mbytes through-put Sundance Local Bus