ECEN 248 Lab 2: Logic Minimization and Karnaugh Maps

Slides:

Advertisements

Similar presentations

Advertisements

Princess Sumaya University

LOGIC DESIGN AND CIRCUITS SEVEN SEGMENT LED DISPLAY Res. Assist. Hale İnan 1.

ECE 2372 Modern Digital System Design

1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

Combinational Logic Discussion D2.5. Combinational Logic Combinational Logic inputsoutputs Outputs depend only on the current inputs.

ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.

DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 1 OF 3) COMPARATORS CODE CONVERTERS.

CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.

ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)

OTHER COMBINATIONAL LOGIC CIRCUITS

EE2174: Digital Logic and Lab

1 Forging new generations of engineers. 2 DESIGN EXAMPLE “Date of Birth Problem”

Combinational Logic Design

Lab 6 :Digital Display Decoder: 7 Segment LED display Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 Slide #7 Display Decoder Fundamentals LT Control Input.

Lab 12 : Liquid Crystal Displays: Slide #2 Slide #3 7-Segment LCD: XOR gate review 7-Segment LCD: System Operation.

In a not gate, if the input is on(1) the output is off (0) and vice versa.

ECEN 248 Lab 6: De-Bouncing, Counters & LCD Display Control

UNIVERSAL COLLEGE OF ENGINEERING &TECHNOLOGY DIGITAL ELECTRONICS SUBJECT - DIGITAL ELECTRONICS.

ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.

ENGR 1181 First-Year Engineering Program College of Engineering Engineering Education Innovation Center First-Year Engineering Program Solar Energy Meter.

Welcome to the Real World. What to do ? Input from the mangonel sensors Input expected by the software.

Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.

A little bit of exercise.. ;). Exercise Given to you are some binary to decimal examples : Given to you are some binary to decimal examples : Tens Units.

What is an And Gate? It is a digital circuit that produce logical operations The logical operations are call Boolean logical Boolean operation consist.

Computer & Electronics Engineering. Objectives Understand Digital Logic Gates Construct & Simulate Digital Logic Circuits on the Computer.

ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit

Erik Jonsson School of Engineering and Computer Science FEARLESS Engineeringwww.utdallas.edu/~pervin EE/CE 2310 – HON/002 Introduction to Digital Systems.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

1 SOP and POS Expressions from K-maps The examples so far have all generated minimal SOP expressions. POS expressions can be formed as follows: 1.Group.

Chapter 5 Boolean Algebra and Reduction Techniques 1.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dept. of Electrical and Computer Engineering.

Figure 4–1 Application of commutative law of addition. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle.

ITEC 352 Lecture 3 Low level components(2). Low-level components Review Electricity Transistors Gates Really simple circuit.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 4. BCD Adder Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.

Boolean Expressions Lecture 3 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.

Karnaugh Maps (K-Maps)

Digital Activity work sheet Inputs  Sound  Light  Heat  Slide Switch  Push Switch Output  Light________________  Buzzer______________  Relay_______________.

CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

ECEN 248 Lab 7: Carry Look Ahead and Carry Save Adders Dept. of Electrical and Computer Engineering.

School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.

Introduction to the DE0 Board Prof. Taeweon Suh Computer Science & Engineering Korea University COSE221, COMP211 Computer Logic Design.

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-1 Chapter # 4: Programmable and Steering Logic Section 4.3, 4.4, 4.5, 4.6.

Digital Logic & Design Dr. Waseem Ikram Lecture 11.

Decoder. 2 ABC 3:8 dec O0O0 O1O1 O2O2 A B C Enb S2S2 S1S1 S0S0 O3O3 O4O4 O5O5 O6O6 O7O7 EABC O0O0 O1O1 O2O2 O3O3 O4O4 O5O5 O6O6 O7O7 0XXX

CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.

Module 8 Tutorial  An 8086 system is used for controlling the speed of a motor. The motor can operate at 5 different speeds (1- 5).  The speed.

Logic Gates Digital Logic Design. What is a logic gate? A switch with an output that will only turn on when inputs are in particular positions.

ECEN 248 Lab 3: Study and Implementation of Adders Dept. of Electrical and Computer Engineering.

1 Digital Logic Design (41-135) Chapter 5 Number Representation & Arithmetic Circuits Younglok Kim Dept. of Electrical Engineering Sogang University Spring.

1 CSE370, Lecture 7 Lecture 9 u Logistics n HW3 posted, due on Friday n Lab3 this week u Last lecture n Verilog u Last last lecture n K-maps examples n.

Logic Gates Binary Day 3 PEOPLE 2016.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Lab02 :Logic Gate Fundamentals:

Display Devices 7 segment led display.

Dept. of Electrical and Computer Eng., NCTU

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

Homework Reading Tokheim, Section 5-10, 7-4.

Design Example “Date of Birth Problem”

KS4 Electricity – Electronic systems

Chapter - Karnaugh Maps

Digital Logic Experiment

Presentation transcript:

ECEN 248 Lab 2: Logic Minimization and Karnaugh Maps names Dept. of Electrical and Computer Engineering

Lab 2 in Brief Use logic to perform real tasks Use K-maps to be efficient Learn how to use the 7-segment display

7-Segment Display Has 7 inputs, one for each “bar” of the 8 Assert inputs to light up the corresponding bars 3

BCD to 7-Segment Driver Takes BCD digit as input (like 0100 for the number 4) and decodes it into 7 outputs These 7 outputs are used as inputs for the 7-segment display 4

Connecting the Circuit You will design the Profit Computer The inputs H, C, S, and I will be turned on and off using DIP switches

Designing the Profit Computer Draw 3 K-maps, one for each output of the profit computer (P0, P1, and P2). Use the conditions in the farm problem! Pay attention to which is MSB and LSB! Minimize each K-map to reduce the number of gates used

Example K-Map HC SI 00 01 11 10 00 01 11 10 Fill in with 0’s, 1’s, and X’s. Then minimize!!

Deadlines Today Next Week Work on Lab 2 Lab 2 Post-Lab due Lab 3 Pre-Lab due at the beginning of class