The Karnaugh Map. K-map rules Draw the K-map. Remember to make sure that the adjacent rows/columns differ by only one bit. According to the truth table,

Slides:



Advertisements
Similar presentations
Digital Circuits.
Advertisements

ECE 238L Computer Logic Design Spring 2010
Boolean Algebra and Reduction Techniques
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ENGIN112 L8: Minimization with Karnaugh Maps September 19, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 8 Minimization with Karnaugh.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 6 Dr. Shi Dept. of Electrical and Computer Engineering.
Relationship Between Basic Operation of Boolean and Basic Logic Gate The basic construction of a logical circuit is gates Gate is an electronic circuit.
Lecture 14 Today we will Learn how to implement mathematical logical functions using logic gate circuitry, using Sum-of-products formulation NAND-NAND.
Give qualifications of instructors: DAP
Lecture 1: Introduction to Digital Logic Design CK Cheng Tuesday 4/1/02.
Digital Logic Review: Part II
Computer Engineering (Logic Circuits) (Karnaugh Map)
CS 151 Digital Systems Design Lecture 8 Minimization with Karnaugh Maps.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Boolean Algebra and Logic Simplification
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
KARNAUGH MAP – Digital Circuit 1 Choopan Rattanapoka.
Boolean Algebra and Digital Circuits
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)
1 Digital Logic Design Week 5 Simplifying logic expressions.
Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Digital Electronics Lecture 6 Combinational Logic Circuit Design.
Chapter 3: Digital Logic Dr Mohamed Menacer Taibah University
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Computer Engineering (Logic Circuits) (Karnaugh Map)
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
Minimisation ENEL111. Minimisation Last Lecture  Sum of products  Boolean algebra This Lecture  Karnaugh maps  Some more examples of algebra and truth.
CS1Q Computer Systems Lecture 7
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Computer Arithmetic, K-maps Prof. Sin-Min Lee Department of Computer Science.
The Karnaugh Map.
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
Boolean Algebra and Reduction Techniques
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Karnaugh Maps (K maps). What are Karnaugh 1 maps?  Karnaugh maps provide an alternative way of simplifying logic circuits.  Instead of using Boolean.
Designing Combinational Logic Circuits
Karnaugh Maps (K-Maps)
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Karnaugh Map. Simplifying Digital Circuits Reconsider the 1-bit full adder. The carry bit is But we can implement the function with a much simpler circuit:
K-maps and Decoders Prof. Sin-Min Lee Department of Computer Science.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.
CHAPTER 1 : INTRODUCTION
Computer Architecture CST 250
Circuits & Boolean Expressions
Digital Logic and Design
Karnaugh Maps (K-Maps)
Digital Circuits.
BASIC & COMBINATIONAL LOGIC CIRCUIT
Reading: Hambley Ch. 7 through 7.5
ECB2212-Digital Electronics K-Map
Principles & Applications
Laws & Rules of Boolean Algebra
Chapter 2 Digital Design and Computer Architecture, 2nd Edition
Digital Circuits.
Circuits & Boolean Expressions
Digital Circuits.
Reading: Hambley Ch. 7 through 7.5
Presentation transcript:

The Karnaugh Map

K-map rules Draw the K-map. Remember to make sure that the adjacent rows/columns differ by only one bit. According to the truth table, write 1 in the boxes. Draw a circle around a rectangle with all 1s. The rectangle must have size 1,2,4,8,16…Then, reduce the terms by writing down the variables whose values do not change in the circle. For example, if there is a rectangle with two 1s representing ab’c’ and ab’c, you write a term as ab’. Note that A term may be covered in multiple circles! The rectangle can wrap-around! Simplify to the simplest circuits possible: Try to get a circle as large as possible. Try to get the minimum number of circles.

K-map for exercise 1 K-map Y = X2’ Because x1 and x0 both take different values in some boxes in the circle, while x2 is 0 in all such boxes x2x1 x0 X2X1X0output

K-map for exercise 2 K-map Y = X0 Because x2 and x1 both take different values in some boxes in the circle, while x0 is 1 in all such boxes x2x1 x0 X2X1X0output

Simplifying Digital Circuits Reconsider the 1-bit full adder. The carry bit is But we can implement the function with a much simpler circuit: How to get there?

K-map for CO K-map CO = ab + ac + bc Notice that the 111 box is covered 3 times! ab c

K-map F=a’bc’+a’bc+a’b’c+ab’c ab c

K-map F=a’bc’+a’bc+a’b’c+ab’c F=a’b+b’c Notice the wrap around! ab c

K-map F=a’bc’+a’bc+abc’+abc+a’b’c ab c

K-map F=a’bc’+a’bc+abc’+abc+a’b’c F=b+a’c ab c

K-map F=a’bc’d+a’bcd+abc’d+abcd+a’b’c’d+abcd’ ab cd 11 10

K-map F=a’bc’d+a’bcd+abc’d+abcd+a’b’c’d+abcd’ F=bd+a’c’d+abc ab cd 11 10

Simplifying digital circuit There are many methods. – Using boolean algebra – Using K-map – By just being really smart…

14 Boolean Algebra Laws A+A=A, A*A=A

Boolean Algebra To use Boolean algebra, note that CO= abc’+ab’c+a’bc+abc Now, – abc’+abc=ab(c’+c)=ab. – ab’c+abc=ac(b’+b)=ac – a’bc+abc=bc(a’+a)=bc – We used term abc three times because abc=abc+abc+abc!

K-map It is actually more convenient to use K-map to simplify digital circuits. K-map is a very mechanical procedure. Nothing fancy. It basically uses two rules: A+A=A, and AB+AB’=A.

Exercise – Design a selector? Design a circuit that takes two input bits, a and b, and a selector bit s. The function is that if s=0, f=a. if s=1, f=b.

Selector sabf

sabf

K-map F=s’ab’+s’ab+sa’b+sab sa b

K-map F=s’ab’+s’ab+sa’b+sab F=s’a+sb sa b