ASIC Activities for the PANDA GSI 22.04.2009 Peter Wieczorek.

Slides:



Advertisements
Similar presentations
The group is developing readout electronics for initial use with the prototype test-stand at Fermilab. This work will contribute towards the design and.
Advertisements

E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
EE435 Final Project: 9-Bit SAR ADC
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
ADC and DAC. Reason for Signal Conversion digital AD2 DA1.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
ESODAC Study for a new ESO Detector Array Controller.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Derandomiser block E.Atkin, A.Kluev MEPhI,A.Voronin SINP MSU.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
CSE 598A Project Proposal James Yockey
CaRIBOu Hardware Design and Status
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
LOGIC GATES. Electronic digital circuits are also called logic circuits because with the proper input, they establish logical manipulation paths. Each.
Peter, Wieczorek - EE Low Noise Charge Sensitive Preamplifier Development for the PANDA Calorimeter Design and Measurements of the APFEL - Chip.
L.ROYER – TWEPP Oxford – Sept The chip Signal processing for High Granularity Calorimeter (Si-W ILC) L.Royer, J.Bonnard, S.Manen, X.Soumpholphakdy.
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Mar. 18, 2009 HAPD ASIC Status Super KEKB Meeting 1 S.Nishida (KEK) S. Nishida HAPD ASIC Status Super KEKB Meeting Mar. 18, 2009 KEK.
07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
Low Power, High-Throughput AD Converters
Fermilab Silicon Strip Readout Chip for BTEV
Pixel detector development: sensor
Digitization in EMC simulation Dmytro Melnychuk, Soltan Institute for Nuclear Studies, Warsaw, Poland.
Low Power, High-Throughput AD Converters
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
1 Second generation Front-end chip for H-Cal SiPM readout : SPIROC Réunion EUDET France – LAL – jeudi 5 avril 2007 M. Bouchel, F. Dulucq, J. Fleury, C.
The SuperB EMC Front End electronics Prototypes Valerio Bocci 2009 INFN sezione di Roma Valerio Bocci A. Papi, C. Cecchi, P. Lubrano (INFN Perugia) M.
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
CSNSM SPACIROC S. Ahmad, P. Barrillon, S. Blin, S. Dagoret, F. Dulucq, C. de La Taille IN2P3-OMEGA LAL Orsay, France Y. Kawasaki - RIKEN,Japan I. Hirokazu.
Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.
Low Power, High-Throughput AD Converters
Specifications Asic description Constraints Interface with PDM board Planning Summary.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Valérie Chambert and Joël Pouthas
The SuperB EMC Front End electronics Prototypes
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
KLOE II Inner Tracker FEE
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
Calorimeter Mu2e Development electronics Front-end Review
on behalf of the AGH and UJ PANDA groups
CTA-LST meeting February 2015
Analog FE circuitry simulation
SCADA for Remote Industrial Plant
Overview of the project
A Readout Electronics System for GEM Detectors
EMC Electronics and Trigger Review and Trigger Plan
Electronics for the E-CAL physics prototype
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
Status of n-XYTER read-out chain at GSI
BESIII EMC electronics
Signal processing for High Granularity Calorimeter
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
Presentation transcript:

ASIC Activities for the PANDA GSI Peter Wieczorek

2 Overview Existing ASIC and Improvement Setup for Crystal Matrix Measurements Data Acquisition

Peter Wieczorek 3 Existing ASIC and Improvement

Peter Wieczorek 4 Block Schematic - preamplifier first shaper second shaper third shaper

Peter Wieczorek 5 ASIC Layout Shaper stage Output stage Preamplifier stage Channel 1 Channel 2 Voltage reference Prozess: 350 nm - CMOS Dimension: 3.3 mm x 3.3 mm Connections: 64 Components: Transistors: 4841 Capacitors: 1729 Resistors: 386

Peter Wieczorek 6 Results Requirements T = - 20° C Unit Noise: ± 35e-e- Max. input charge:77,84 ± 0,4 pC Dyn. range: ± 2511 Integration time: ± 3ns Event rate:350500kHz Power consumption:6052 ± 1mW/Channel

Peter Wieczorek 7 Next ASIC Iteration Next iteration should be the final design Implementation of an additional DAC Extention of the existing logic Define # of bits for chip ID Optimisation of the power consumption Open questions: What is the next readout device after the ASIC ? (Power consumption, output load, …) How many ASICs will be connected to a cluster ? (Chip ID)

Peter Wieczorek 8 Setup for Crystal Matrix Measurements

Peter Wieczorek 9 Readout Chain Crystal APD ASIC Differential output signal

Peter Wieczorek 10 Setup Matrix readout 4 x 4 array One APD per crystal Seperate high voltages Two APDs connected one ASIC 4 x 4 matrix 2 ASICs on one PCB 1 16

Peter Wieczorek 11 Crystal Matrix Status: Mechanical setup:Gießen/GSIavailable Crystals:Gießenavailable ASICs:GSIavailable PCB with buffer:GSIUnder development APDs:Gießenavailable Cooling system:Gießenavailable Differential ADC:KVI ?? DAQ system:KVI ??

Peter Wieczorek 12 Data Acquisition

Peter Wieczorek 13 DAQ - System Crystal APD ASIC DAQ - System Digitize the analog output signals

Peter Wieczorek 14 Readout Board Developed by J.Hoffmann Connection to the Data Acquisition LAB: USB - Connection 16 Differential analog inputs Input range: ± 1 V ADC: 12 Bit, 65MS/s

Peter Wieczorek 15 Thanks….