DCTI Duty Cycle Timing Information A synchronous method for the clock recovery in the transport of Constant bit rate services over ATM.

Slides:



Advertisements
Similar presentations
Drawing Circles on a Tight Budget Using an 8-pin PIC12F675 microcontroller, harmonic oscillator theory and software PWM to generate in-phase sine and cosine.
Advertisements

COS 461 Fall 1997 COS 461: Networks and Distributed Computing u Prof. Ed Felten u u.
Week 5 DC-to-DC Converters 1. Functional Block Diagram of DC-DC Converter System Unregulated dc voltage obtained by rectifying the line voltage, and therefore.
Chapter 7 End-to-End Data
Negative vs. positive feedback What is the difference? Consider what happens when there is a perturbation Positive feedback drives op amp into saturation:
Networks: Data Encoding1 Data Encoding Techniques.
Data Encoding Techniques
Mehdi Amirijoo1 Power estimation n General power dissipation in CMOS n High-level power estimation metrics n Power estimation of the HW part.
Synchronization in Software Radio (Timing Recovery) Presented by: Shima kheradmand.
Modulation                                                                 Digital data can be transmitted via an analog carrier signal by modulating one.
Modulation Modulation => Converts from digital to analog signal.
1 Inverter Applications Motor Drives Power back-up systems Others: Example HVDC Transmission systems.
Digital to Analog Converters
SIMS-201 Audio Digitization. 2  Overview Chapter 12 Digital Audio Digitization of Audio Samples Quantization Reconstruction Quantization error.
1 Time Scales Virtual Clocks and Algorithms Ricardo José de Carvalho National Observatory Time Service Division February 06, 2008.
4.2 Digital Transmission Pulse Modulation (Part 2.1)
Hossein Sameti Department of Computer Engineering Sharif University of Technology.
Computer Networks Digitization. Spring 2006Computer Networks2 Transfer of an Analog Signal  When analog data (voice, pictures, video) are transformed.
Digital multiplexers In TDM a group of analog signals are sampled sequentially in time at a common sampling rate and then multiplexed for transmission.
King Fahd University of Petroleum & Minerals  Electrical Engineering Department EE 578 Simulation of Wireless Systems Code Division Multiple Access Transmission.
Solid State Electricity Metrology
COM342 Networks and Data Communications
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Lecture 15: Digital to Analog Converters Lecturers: Professor John Devlin Mr Robert Ross.
British Computer Society (BCS)
Digital Communications
Data and Computer Communications Chapter 11 – Asynchronous Transfer Mode.
Chapter 5: Electronic Music and Synthesizers Who uses electronic musical synthesizers? Each advance in electronic technology is followed by a concomitant.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
NGU Proposed revision of recommendation CCSDS (401-B-20) on TC bit rate NGU WG Fall CCSDS Meeting - London UK - Oct 25, 2010.
ECE 4710: Lecture #7 1 Overview  Chapter 3: Baseband Pulse & Digital Signaling  Encode analog waveforms into baseband digital signals »Digital signaling.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Design Realization lecture 22
IT-101 Section 001 Lecture #9 Introduction to Information Technology.
Chapter 4 Digital Transmission
Data Hiding in Image and Video: Part II—Designs and Applications Min Wu, Heather Yu, and Bede Liu.
4.2 Digital Transmission Pulse Modulation Pulse Code Modulation
Physical Layer Issues and Methods Outline Physical Layer Overview Non-Return to Zero Manchester 4B/5B.
Digital Control CSE 421.
JPEG.
Chapter 8 Lossy Compression Algorithms. Fundamentals of Multimedia, Chapter Introduction Lossless compression algorithms do not deliver compression.
Meghe Group of Institutions
ECE 3450 M. A. Jupina, VU, 2016 Capacitance Sensor Project Goal: Creation of a digital capacitance sensor circuit where a variation in capacitance changes.
JPEG. Introduction JPEG (Joint Photographic Experts Group) Basic Concept Data compression is performed in the frequency domain. Low frequency components.
1 st semester 1436 / Modulation Continuous wave (CW) modulation AM Angle modulation FM PM Pulse Modulation Analog Pulse Modulation PAMPPMPDM Digital.
Guide Presented by Mr.M Cheenya V.Abhinav Kumar 11E31A0422 Asst.Professor K.Shiva Kumar 11E31A0423 K.Rajashekhar 11E31A0424 K.Chaithanya Sree 11E31A0428.
Prof. Brian L. Evans Dept. of Electrical and Computer Engineering The University of Texas at Austin Lecture 3
Status and Plans for Xilinx Development
Digital Signal Processing
Image Processing Architecture, © Oleh TretiakPage 1Lecture 5 ECEC 453 Image Processing Architecture Lecture 5, 1/22/2004 Rate-Distortion Theory,
Chapter 8 Lossy Compression Algorithms
Chapter 4 Dynamical Behavior of Processes Homework 6 Construct an s-Function model of the interacting tank-in-series system and compare its simulation.
Digital Control CSE 421.
Communications Design Review
Chapter 4 Dynamical Behavior of Processes Homework 6 Construct an s-Function model of the interacting tank-in-series system and compare its simulation.
4.2 Digital Transmission Pulse Modulation (Part 2.1)
Fall CCSDS Meeting - London UK - Oct 25, 2010
Topics discussed in this section:
Sinusoidal Signal Described using three parameters Equation
Peak-Power Operation In Solar PV
Chapter 7.2: Layer 5: Compression
Inverter Applications
Lecture 5: GPU Compute Architecture
Chapter 4 Bandpass Circuits Limiters
لجنة الهندسة الكهربائية
Lecture 5: GPU Compute Architecture for the last time
Digital Control Systems Waseem Gulsher
Modulation Modulation => Converts from digital to analog signal.
PULSE MODULATION The process of transmitting signals in the form of pulses (discontinuous signals) by using special techniques. The Chapter includes: Pulse.
Budget *Cost divided evenly between Fuel Cell and Fly Wheel Groups.
Presentation transcript:

DCTI Duty Cycle Timing Information A synchronous method for the clock recovery in the transport of Constant bit rate services over ATM

DCTI – the idea Let’s consider the XOR (y) between the network clock divided by an integer D (cd) and the user clock divided by an integer Ds (cds). The y signal is a sort of PWM and the modulating signal dc (y duty cycle) contains the information about the relation between the 2 clocks. The problem is how to extract such info, how to code it and how to use it at the receiver in order to recovery the user clock.

DCTI – the idea Let’s assume that both at the transmitter and at the receiver the signal dc and dc’ are available Let’s define  i the temporal distance between the i-th sample of dc and and the i-th sample of dc’. The 2 user clocks will be locked if  i =  i+1 for each i > i o. Our goal is to get a close forme expression involving just the variable dc, dc’ and  i. In this way we could control a VCXO (Voltage Controlled Quarz Oscillator) keeping  i constant.

DCTI – the idea Making a few computations we can easily obtain the following results: So we can define a new function dcT at the transmitter and its homologous dcR at the receiver:

DCTI – the idea Let’s consider at the receiver the difference function dcT-dcR, which has got the following mathematical expression : This function has got the following graphical rapresentation As you can see it still depends from the parameter  T

DCTI – the idea But if we finally consider the following function : This function has got the following graphical rapresentation It is constant respect to  T and this is the reason why it can be used for our controlling porpose as following: f i = f i-1 + k (x i – x i-1 ) Where f i is the output frequency of the VCXO related to the i-th DCTI sample received

Control Variable Generator Oscillator System DCTI Generator DCTI Generator Receiver DCTI – Implementation Not considering the quantization process and a few other mathematical considerations here following an high level overview of the system: ATM Network fs’ fs fn

DCTI – DCTI Generator This is the blocks shema of the DCTI Transmitter Which implements the DCTI signal and samples it each N fs cycles:

DCTI – Control Parameter Generator This is the blocks shema of the Control Parameter generator

This is the blocks schema of the Oscillator System The clipper has been introduced in order to avoid instability condition. Note: The stability study of the system and others mathematical considerations are not matters of this persentation. For more detailed information please refer to my thesis (Un nuovo sistema di recupero del clock per segnali a bit rate costante in ambiente ATM, Università degli Studi di Palermo, DIE, Laureando Salvatore Valenza – Relatore Prof. Matteo Campanella, 1998) or contact me at DCTI – Oscillator System

DCTI vs SRTS Locking time Long term oscillation

DCTI vs SRTS Long time average error Frenquency variation during the locking time

DCTI – Advantages Advantages with repect to the ITU raccomended method SRTS: The locking time is between the –50% and the –82% with respect to the SRTS one The Long term oscillation is between –25% and –55% with respect to the SRTS one The frequency variation is between – 99.4% and –99.8% with respect to the SRTS one The DCTI is almost unaffected by any cell loss because of the limited variations of the recovered frequency The overhead of the timing information is 25% less with respect to the SRTS one