CF 16/Feb/20031 H8 Beam Test in 2003 ─ Preparation status TGC-Japan electronics group.

Slides:

Advertisements

Similar presentations

20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.

Advertisements

June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.

27 Oct. 2000TGC Simulation video meeting1 Trigger Simulation Hisaya Kurashige KOBE Univ.

The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.

RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-

The First-Level Trigger of ATLAS Johannes Haller (CERN) on behalf of the ATLAS First-Level Trigger Groups International Europhysics Conference on High.

20 Feb LVL1 muon trigger simulation meeting1 the OO codes for endcap muon trigger simulation Hisaya Kurashige KOBE Univ.

8th Workshop on Electronics for LHC Experiment, Colmar, France, 10 Sep R.Ichimiya, ATLAS Japan 1 Sector Logic Implementation for the ATLAS Endcap.

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Beam Test of TGC electronics in 2003 Introduction Electronics Setup Stand-alone Run Setup Data.

Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.

Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.

Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.

Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.

Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

19 March 2012Muon Week - Operations1 Muon Week Muon Operations Session Introduction Status and LHC Schedule Detector Readiness + Preparation for Physics.

E. Pasqualucci Software needed (H8) DAQ-1 –BE installed ROD emulator Beam crate readout process Crate controller and message system –Inherited by tile-cal.

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Slice Test (SLT) of TGC electronics Introduction Simulation Trigger part SLT Wire Wire and Signal.

October 1st th Workshop on Electronics for LHC Experiment at Amsterdam 1 Beam Test Result of the ATLAS End-cap Muon Level-1 Trigger Chikara Fukunaga.

DAQ System at the 2002 ATLAS Muon Test Beam G. Avolio – Univ. della Calabria E. Pasqualucci - INFN Roma.

Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,

5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.

Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

CF 8/June/2003 ATLAS muon week in Gallipoli 1 The 1 st Beam Test of TGC electronics at H8 in May/June ‘03 Chikara Fukunaga on behalf of TGC electronics.

BOE/BME – MDT: DCS For the 2 BOE, DCS needs to handle 2 x 2 HV (1 ch/multilayer) 2x LV 2x JTAG, associated 2 MDMs/ELMBs Monitoring of T, B and CSM sensors.

Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.

14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.

Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.

Status of the CSC Track-Finder Darin Acosta University of Florida.

June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.

TGC Electronics Status Osamu Sasaki 23 Dec 河口湖 SLB ASIC PS-Board H-pT Board Star Switch Sector Logic Other boards Procurement 2004 極み.

Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.

14/6/2000 End Cap Muon Trigger Review at CERN 1 Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics.

W. Smith, DOE/NSF Review, August, 2006 CMS Trigger - 1 SORT ASICs (w/heat sinks) EISO Bar Code Input DC-DC Converters Clock delay adjust Clock Input Oscillator.

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

Mobile DAQ Testbench ‘Mobi DAQ’ Paulo Vitor da Silva, Gerolf Schlager.

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Hi-pT Board Hi-pT ASIC Board Type Endcap-wire Endcap-Strip Forward Chikara Fukunaga (TMU)

FDR of the End-cap Muon Trigger Electronics 1/Mar./04

Status of NA62 straw electronics Webs Covers Services Readout.

ATLAS Muon Week in Seattle 30/June/04 1 Test Beam of TGC electronics in 2004 Introduction Member List Electronics Setup TGC Setup Overlap problem in 2003.

TGC Timing Adjustment Chikara Fukunaga (TMU) ATLAS Timing Workshop 5 July ‘07.

Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,

14/Sept./2004 LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System 1 TID (  -ray) and SEE (proton) tests and results for ROHM.

TGC-electronics commissioning before beam collision Y. Sugaya Osaka-U アトラス総会２００４ 12/23 河口湖.

S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.

DOE/NSF Review of U.S. ATLAS May 21-23, 2003 CSC Mechanics and Electronics Paul O’Connor Tom Muller BNL May 22, 2003.

2001/02/16TGC off-detector PDR1 Sector Logic Status Report Design Prototype-(-1) Prototype-0 Schedule.

1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.

The 1st Result of Global Commissioning of the ATALS Endcap Muon Trigger System in ATLAS Cavern Takuya SUGIMOTO (Nagoya University) On behalf of TGC Group.

TDAQ Experience in the BNL Liquid Argon Calorimeter Test Facility Denis Oliveira Damazio (BNL), George Redlinger (BNL).

Summary Plans Content Module assembly at CERN and Dubna Readout DAQ Procurement Stacking Summary.

AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.

T0 DCS Status DCS Workshop March 2006 T.Karavicheva on behalf of T0 team.

July 10, 2001 Status Report of the ROD Testing at BNL Kin Yip Activity update of the ROD system at BNL: DAQ-1 with trigger controller Data corruption testing.

TGC electronics meeting at CERN June/ Status of ASIC development for TGC electronics PP SLB Hi-pT JRC PPE SSW-rx VME protocol Chikara Fukunaga TGC.

Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:

H-pT ASIC A.The logic of H-pT ASIC 1. overview 2. matrix, encoder, selector… B. Test result 1. verification 2. electrical characteristics C. Usage.

DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.

EPS HEP 2007 Manchester -- Thilo Pauly July The ATLAS Level-1 Trigger Overview and Status Report including Cosmic-Ray Commissioning Thilo.

DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University

Sector logic firmware and G-link Merger board designs

PRR of the TGC SLB and SSW (Reported by CF)

T1 Electronic status Conclusions Electronics Cards:

Japan Participation in Phase-II TDAQ Upgrade

Online Software Status

Baby MIND beam test status

The First-Level Trigger of ATLAS

The CMS Tracking Readout and Front End Driver Testing

Plans for the 2004 CSC Beam Test

Presentation transcript:

CF 16/Feb/20031 H8 Beam Test in 2003 ─ Preparation status TGC-Japan electronics group

CF 16/Feb/20032 To do list for beam test at H8 Validate the design of Muon Endcap Trigger Electronics With electronics and software, which have been used in the present slice test (s) of end-to-end full chain + LV + HV + DCS + others With TGC 7 layers using 3 T8 units Take data from TGCs together with ones from MDTs Integrate the system with MuCTPI and CTP

CF 16/Feb/20033 Trigger Electronics

CF 16/Feb/20034 Slice test results and status Level 1 Trigger electronics Comparison of trigger I/O patterns with Simulation 1-track hit patterns checked 2-tracks hits patterns checked ≥ 2 tracks hits check undergoing Latency (from pp collision to MuCTPI input) measured and estimated as 1205ns (TDR 1250ns) Read-out chain with SSW and Test-ROD FPGA version SSW ready, firmware not yet coded SSW must be installed in Slice test setup till 1 st week of March Test ROD functionality confirmed, performance measured with PT4 module (general purpose G-link test VME module)

CF 16/Feb/20035 Installation: on a doublet with special PS pack container PS-Pack (PS board, SPP) Some newer components for beam test PS board New PS boards (ready) for New PP ASICs –32 channel inputs –PRR passed New JRC ASICs –PRR passed Present SLB ASICs –Known bug (OK for the beam test) DCS (eLMB) Chamber Charge Monitor Low Voltage Vth JTAG Service Patch Panel (ready) TTCrx and fanout DCS to TTCrx setup

CF 16/Feb/20036 HS Crate (Hi-pT, SSW, HSC) H-pT 2 H-pT ASICs (W/S) Full spec., PRR passed G-link → SL SSW (2 boards for W/S) FPGA version Firmware is being coded HSC (↔ CCI) JTAG Configuration Completed but not full tested (needs SSW) eLMB (DCS) put on outside of H8

CF 16/Feb/20037 ROD crates Test ROD crate Test ROD Performance tested with slice test CCI Performance tested with slice test TTCvi TTCrx fan-out VME I/F via Bit3 and PC ROD crate ROD VME with RCP Put in H8 hut

CF 16/Feb/20038 DAQ Data from both RODs must be fed to ROB Two different S/Ws for two different ROD crates Run controller integration and database merging have been discussed in Roma in Jan Common development environment/framework ATLAS Online Software Common Database

CF 16/Feb/20039 Software components PCDAQ Online S/W servers Conf D.B Root controller Sync. controller TGC Root J controllerI controller

CF 16/Feb/ Schedule Slice test in KEK ( Now → 3 ~ 7 Mar.) SLB chip revision, bug fix and submit on Feb.,15 SSW firmware code completion and readout test with SSW and T-ROD till 7 Mar. Test setup with TGC in Kobe (3 → 19 Mar.) Mar. Chamber + Electronics + DCS Integration Japanese TGC members + Nachman + Israeli Students Mar. SSW-ROD + DAQ integration Japanese TGC members + Lorne + Daniel Beam Time at H8 (24 May → 3 June) Chamber Installation (15 Apr. → ) DAQ integration, Commissioning (15 May → )