12 th Workshop on Electronics for LHC experiments - Valencia- 25 th - 29 th Sept. 2006Gilles MAHOUT Production Test Rig for the ATLAS Level-1 Calorimeter.

Slides:



Advertisements
Similar presentations
The backplane and crate infrastructure for the digital processors of the ATLAS Level-1 Calorimeter Trigger (L1Calo) are presented, The L1Calo system is.
Advertisements

Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
8 th Workshop on Electronics for LHC experiments - Colmar- September 9 th -13 th 2002Gilles MAHOUT Prototype Cluster Processor Module for the ATLAS Level-1.
The First-Level Trigger of ATLAS Johannes Haller (CERN) on behalf of the ATLAS First-Level Trigger Groups International Europhysics Conference on High.
Phase-0 Topological Processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
L1Calo – towards phase II Mainz upgraders : B.Bauss, V.Büscher, R.Degele, A.Ebling, W.Ji, C.Meyer, S.Moritz, U.Schäfer, C.Schröder, E.Simioni, S.Tapprogge.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
ATLAS L1 Calorimeter Trigger Upgrade - Uli Schäfer, MZ -
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Uli Schäfer 1 S-L1Calo upstream links architecture -- interfaces -- technology.
Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.
Cluster Processor Module : Status, test progress and plan Joint Meeting, Mainz, March 2003.
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
Uli Schäfer 1 (Not just) Backplane transmission options.
5th April, 2005JEM FDR1 Energy Sum Algorithm In all stages saturate outputs if input is saturated or arithmetic overflow occurs Operate on 40Mb/s data.
S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.
Samuel Silverstein Stockholm University L1Calo upgrade hardware planning + Overview of current concept + Recent work, results.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Uli Schäfer 1 CP/JEP backplane test module What’s the maximum data rate into the S-CMM for phase-1 upgrade ?
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)
S. Silverstein For ATLAS TDAQ Level-1 Trigger upgrade for Phase 1.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer 1 (Not just) Backplane transmission options.
Samuel Silverstein Stockholm University L1Calo upgrade discussion Overview Issues  Latency  Rates  Schedule Proposed upgrade strategy R&D.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Tony Gillman ASSO - 16 October 2001 ASSO - Level-1 Calorimeter Trigger Cluster and Jet/Energy Processors l Overview l Deliverables l Programme organisation.
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
CMX (Common Merger eXtension module) Y. Ermoline for CMX collaboration Preliminary Design Review, Stockholm, 29 June 2011.
1 A ROOT Tool for 3D Event Visualization in ATLAS Calorimeters Luciano Andrade José de Seixas Federal University of Rio de Janeiro/COPPE.
L1Calo Intro Cambridge Group, Dec 2008 Norman Gee.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
April CMS Trigger Upgrade Workshop - Paris1 Christian Bohm, Stockholm University for the L1 calorimeter collaboration The ATLAS Trigger Upgrade.
Alan Watson ATLAS Overview week, Prague, 17/09/2003 Rx   Calorimeters (LAr, Tile) 0.2x x Mb/s analogue ~75m 0.1x0.1 RoI Builder L1 CTP.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
S. Rave, U. Schäfer For L1Calo Mainz
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
Uli Schäfer 1 From L1Calo to S-L1Calo algorithms – architecture - technologies.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Algorithms and TP Y. Ermoline et al. Level-1 Calorimeter Trigger Joint Meeting, Heidelberg, January 11-13, 2010.
SL1Calo Input Signal-Handling Requirements Joint Calorimeter – L1 Trigger Workshop November 2008 Norman Gee.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
Level-1 Calorimeter Trigger Readout Driver FDR/PRR 15 th August 2006 Introduction to the ROD Norman Gee 15-Aug-2006 Norman Gee.
ATLAS and the Trigger System The ATLAS (A Toroidal LHC ApparatuS) Experiment is one of the four major experiments operating at the Large Hadron Collider.
Hardeep Bansil (University of Birmingham) on behalf of L1Calo collaboration ATLAS UK Meeting, Royal Holloway January 2011 Argonne Birmingham Cambridge.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
ATLAS and the Trigger System The ATLAS (A Toroidal LHC ApparatuS) Experiment [1] is one of the four major experiments operating at the Large Hadron Collider.
Samuel Silverstein, SYSF ATLAS calorimeter trigger upgrade work Overview Upgrade to PreProcessor MCM Topological trigger.
Samuel Silverstein, Stockholm University For the ATLAS TDAQ collaboration The Digital Algorithm Processors for the ATLAS Level-1 Calorimeter Trigger.
EPS HEP 2007 Manchester -- Thilo Pauly July The ATLAS Level-1 Trigger Overview and Status Report including Cosmic-Ray Commissioning Thilo.
Phase2 Level-0 Calo Trigger ● Phase 2 Overview: L0 and L1 ● L0Calo Functionality ● Interfaces to calo RODs ● Interfaces to L0Topo Murrough Landon 27 June.
Configuration and local monitoring
ATLAS calorimeter and topological trigger upgrades for Phase 1
L1Calo Upgrade Phase 2 Introduction and timescales
L1Calo Phase-1 architechure
J. R. A Booth, D. G. Charlton, C. J. Curtis, P. J. W. Faulkner, S
L1Calo upgrade discussion
ATLAS L1Calo Phase2 Upgrade
Possibilities for CPM firmware upgrade
The First-Level Trigger of ATLAS
Level-1 Calo Monitoring
Example of DAQ Trigger issues for the SoLID experiment
ATLAS: Level-1 Calorimeter Trigger
L1Calo Joint Meeting Introduction
Commissioning of the ALICE-PHOS trigger
(Not just) Backplane transmission options
Presentation transcript:

12 th Workshop on Electronics for LHC experiments - Valencia- 25 th - 29 th Sept. 2006Gilles MAHOUT Production Test Rig for the ATLAS Level-1 Calorimeter Trigger Digital Processors J.R.A Booth, D.G. Charlton, C.J. Curtis, P.J.W. Faulkner, S. Hillier, G. Mahout, R.J. Staley, J.P. Thomas, D. Typaldos, P.M. Watkins, A. Watson, E.-E. Woehrling School of Physics and Astronomy, University of Birmingham, Birmingham, UK R. Achenbach, V. Andrei, F. Föhlisch, C. Geweniger, P. Hanke, E-E. Kluge, K. Mahboubi, K. Meier, F. Rühr, K. Schmitt, H.-C. Schultz-Coulon, P. Weber Kirchhoff-Institut für Physik, University of Heidelberg, Heidelberg, Germany B. Bauss, S. Rieke, R. Stamen, U. Schäfer, S. Tapprogge, T. Trefzger Institut fur Physik, Universität Mainz, Mainz, Germany E. Eisenhandler, M. Landon Physics Department, Queen Mary, University of London, London, UK B.M. Barnett, I.P. Brawn, A.O. Davis,J. Edwards, C. N. P. Gee, A.R. Gillman, V.J.O. Perera, W. Qian, D.P.C. Sankey Rutherford Appleton Laboratory, Chilton, Oxon. UK C. Bohm, S. Hellman, A. Hidvégi S. Silverstein Fysikum, Stockholm University, SE Stockholm, Sweden

2 Gilles MAHOUT ATLAS Level-1 Calorimeter Trigger System Tracking Calo Muon Calorimeter Trigger Muon Trigger CalorimetersMuon e/  tau jet EtEEtE Central Trigger Processor Front End Buffer Region of Interest (RoIs)  L1 L2 Fifo Readout Driver ROD Readout Buffer Event Builder ROBROB ROBROB ROBROB Storage 75 kHz 1000 Hz 200 Hz

3 Gilles MAHOUT Identifying Clusters: e/ , tau and jets The trigger works on a reduced granularity with trigger towers covering 0.1 x 0.1 in  x  The e.m. and tau are based on windows of 4 x 4 trigger towers, in both e.m. and hadronic calorimeters The jet trigger is based on windows of 4 x 4 “jet elements”, each 0.2 x 0.2 in  x , with e.m and hadronic calorimeters summed This windows slide in eta and phi to fully cover the calorimeter RoIs are defined by their ( ,  ) coordinates – a window is a local candidate trigger object if it is a local maximum RoIs are tested against sets of threshold values, each made up of cluster and, (for e.m. and tau) isolation energies. Module 3 Module 2 Module 1 Module 0 Because the algorithms involve overlapping data, Trigger Tower data are shared: between algorithm chips onboard between modules, across a custom-built backplane

4 Gilles MAHOUT System Data flow 589 GBytes/s 448 GBytes/s 141 GBytes/s 0.7 GBytes/s Central Trigger Processor ~7200 Calorimeter Trigger Towers 75 kHz L1A RoI Data Check Level 2 Readout Pre-Processor Cluster Processor Jet/Energy Processor

5 Gilles MAHOUT ATLAS Level-1 Calorimeter Trigger System DAQ RODs Input/output data To DAQ e/ ,  /had Clusters (CP) 0.2 x 0.2 Jet /  E T (JEP) 0.1 x 0.1 Pre- Processor (PPr) Analogue tower sums 0.1 x 0.1 (~7200) (>300 Gbyte/s) RoI RODs To L2 Feature types/ positions Fibre F/O TTC CTP Slow Control CANbus DCS To CTP 8 PPr crates 4 CP crates 2 JEP crates 2 ROD crates

6 Gilles MAHOUT Level-1 Calorimeter Trigger System: Production Test Rig All digital boards have passed their Production Readiness Review pending a full crate test made on pre-production modules: Cluster Processor Modules and Jet/Energy Modules. Need to gear up to the equivalent of ¼ of full trigger in one crate Additional production boards were manufactured Need to emulate calorimeter LVDS: special boards have been built to source data Ordered LVDS cables with final ATLAS length  link cables needed for final system, around 300 per crate Production custom-built backplane available for the test Additional tests Generate 18 active links to fully populate the ROD input Test of the DCS with a full crate of boards:  Monitoring on-board currents, voltages and temperatures using PVSS Simulation of the hardware easily expandable to accommodate several crates and modules

7 Gilles MAHOUT Calorimeter signals: LVDS Source Modules Custom built LVDS Source Modules (LSM) have been used as source of 400 Mbit/s serial LVDS 1 LSM per board Custom backplane receives the emulated calorimeter LVDS from the rear Final number 308 cables 14 LSMs 28 TTCrx chips on mezzanine board

8 Gilles MAHOUT Cluster Processor Module: Full Crate Test Contents of the crate 14 CPMs 1 CPU mounted on a special adaptor card to fit the custom backplane 1 board designed to broadcast the TTC clock to each individual module via the backplane; also provide interface to external CANbus 2 Common Merger Modules

9 Gilles MAHOUT Cluster Processor Module: Crate Test results Patterns used Ramp to test LVDS input Test vector with programmable occupancy rate Long term measurement No parity error observed in 5 hours on real time data directly seen from the source, or through backplane Timing window investigation For the fastest links, data across backplane show parity error free window of 2 ns Crate Power Consumption ~ 200 A at 10% occupancy (<300 A, in PSU specification) P ~ 1 kW FPGA behaviour Big FPGA temperature less than 45 o C Internal current within specification (.1 ns) Chip #

10 Gilles MAHOUT Jet/Energy Module: Crate Test Results Contents of the crate as before, but with 7 JEMs instead of CPMs Empty slot between board types to avoid data mismatched across backplane Results: No links lost on LVDS No parity errors observed after 5 hours across the backplane  10-bits Ramp

11 Gilles MAHOUT Common Merger Module Two CMMs in crate No parity errors in 5 hours on backplane data All CMM inputs show wide parity error free windows with CPMs as inputs 10 ns (.1ns) No boards Parity Errors No Parity Errors

12 Gilles MAHOUT ROD Test ROD can receive up to 18 modules via G-links 16 boards connected Results: No parity errors observed in 1 hour 5 CPMs feeding ROD had no data errors after 200k events

13 Gilles MAHOUT Detector Control System on crate CANbus using CANOpen protocol to read out all temperatures and currents of up to 14 modules PVSS used to monitor currents, voltages and temperatures Alarm implemented and successfully tested Overnight runs possible during production phase

14 Gilles MAHOUT Conclusions The full-crate tests have been successful: Debug early problems in comfort of the laboratory rather than in the ATLAS pit Check stability of the digital board designs Check crate power consumption Scale up DCS to several boards and crates All boards are into production now First production modules are now being used in ATLAS pit