Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark

Slides:



Advertisements
Similar presentations
Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.
Advertisements

1 Advancing Supercomputer Performance Through Interconnection Topology Synthesis Yi Zhu, Michael Taylor, Scott B. Baden and Chung-Kuan Cheng Department.
FPGA Latency Optimization Using System-level Transformations and DFG Restructuring Daniel Gomez-Prado, Maciej Ciesielski, and Russell Tessier Department.
- 1 -  P. Marwedel, Univ. Dortmund, Informatik 12, 05/06 Universität Dortmund Hardware/Software Codesign.
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
Allocator Implementations for Network-on-Chip Routers Daniel U. Becker and William J. Dally Concurrent VLSI Architecture Group Stanford University.
Computer-Aided Design for Microfluidic Chips Based on Multilayer Soft Lithography Nada Amin 1, William Thies 2, Saman Amarasinghe 1 1 Massachusetts Institute.
OCIN Workshop Wrapup Bill Dally. Thanks To Funding –NSF - Timothy Pinkston, Federica Darema, Mike Foster –UC Discovery Program Organization –Jane Klickman,
Courseware Path-Based Scheduling Sune Fallgaard Nielsen Informatics and Mathematical Modelling Technical University of Denmark Richard Petersens Plads,
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
1 of 30 June 14, 2000 Scheduling and Communication Synthesis for Distributed Real-Time Systems Paul Pop Department of Computer and Information Science.
Courseware High-Level Synthesis an introduction Prof. Jan Madsen Informatics and Mathematical Modelling Technical University of Denmark Richard Petersens.
Process Scheduling for Performance Estimation and Synthesis of Hardware/Software Systems Slide 1 Process Scheduling for Performance Estimation and Synthesis.
1 of 14 1/15 Schedulability Analysis and Optimization for the Synthesis of Multi-Cluster Distributed Embedded Systems Paul Pop, Petru Eles, Zebo Peng Embedded.
Architecture and Compilation for Reconfigurable Processors Jason Cong, Yiping Fan, Guoling Han, Zhiru Zhang Computer Science Department UCLA Nov 22, 2004.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
Copyright  1999 Daniel D. Gajski IP – Based Design Methodology Daniel D. Gajski University of California
Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Automated Design.
1 of 14 1 / 18 An Approach to Incremental Design of Distributed Embedded Systems Paul Pop, Petru Eles, Traian Pop, Zebo Peng Department of Computer and.
Torino (Italy) – June 25th, 2013 Ant Colony Optimization for Mapping, Scheduling and Placing in Reconfigurable Systems Christian Pilato Fabrizio Ferrandi,
Universität Dortmund  P. Marwedel, Univ. Dortmund, Informatik 12, 2003 Hardware/software partitioning  Functionality to be implemented in software.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
1 Presenter: Ming-Shiun Yang Sah, A., Balakrishnan, M., Panda, P.R. Design, Automation & Test in Europe Conference & Exhibition, DATE ‘09. A Generic.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips Paul Pop, Elena Maftei, Jan Madsen Technical University.
Programmable Microfluidics Using Soft Lithography J.P. Urbanski Advisor: Todd Thorsen Hatsopoulos Microfluidics Lab, MIT January 25/2006.
LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
Feedback Control for the Programmable Cell Culture Chip “ProCell” Felician Ștefan Blaga Supervisor: Paul Pop (DTU Informatics) Co-supervisors: Wajid Minhass.
1 Towards Optimal Custom Instruction Processors Wayne Luk Kubilay Atasu, Rob Dimond and Oskar Mencer Department of Computing Imperial College London HOT.
LATA: A Latency and Throughput- Aware Packet Processing System Author: Jilong Kuang and Laxmi Bhuyan Publisher: DAC 2010 Presenter: Chun-Sheng Hsueh Date:
A Graph Based Algorithm for Data Path Optimization in Custom Processors J. Trajkovic, M. Reshadi, B. Gorjiara, D. Gajski Center for Embedded Computer Systems.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
IBM T. J. Watson Research © 2004 IBM Corporation On Scalable Storage Area Network(SAN) Fabric Design Algorithm Bong-Jun Ko (Columbia University) Kang-Won.
Analysis and Optimization of Mixed-Criticality Applications on Partitioned Distributed Architectures Domițian Tămaș-Selicean, Sorin Ovidiu Marinescu and.
Towards Efficient Large-Scale VPN Monitoring and Diagnosis under Operational Constraints Yao Zhao, Zhaosheng Zhu, Yan Chen, Northwestern University Dan.
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
Zibin Zheng DR 2 : Dynamic Request Routing for Tolerating Latency Variability in Cloud Applications CLOUD 2013 Jieming Zhu, Zibin.
1 SYNTHESIS of PIPELINED SYSTEMS for the CONTEMPORANEOUS EXECUTION of PERIODIC and APERIODIC TASKS with HARD REAL-TIME CONSTRAINTS Paolo Palazzari Luca.
TSV-Constrained Micro- Channel Infrastructure Design for Cooling Stacked 3D-ICs Bing Shi and Ankur Srivastava, University of Maryland, College Park, MD,
Fast Online Synthesis of Generally Programmable Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside CODES+ISSS.
1 of 16 April 25, 2006 System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Large-Scale Integration Biochips Contact: Wajid Hassan.
A High-Level Synthesis Flow for Custom Instruction Set Extensions for Application-Specific Processors Asia and South Pacific Design Automation Conference.
1 of 14 1/34 Embedded Systems Design: Optimization Challenges Paul Pop Embedded Systems Lab (ESLAB) Linköping University, Sweden.
Synthesis of Communication Schedules for TTEthernet-based Mixed-Criticality Systems Domițian Tămaș-Selicean 1, Paul Pop 1 and Wilfried Steiner 2 1 Technical.
University of Michigan Electrical Engineering and Computer Science Automatic Synthesis of Customized Local Memories for Multicluster Application Accelerators.
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
System-Level Modeling and Simulation of the Cell Culture Microfluidic Biochip ProCell Wajid Hassan Minhass †, Paul Pop †, Jan Madsen † Mette Hemmingsen.
Synthesis of Digital Microfluidic Biochips with Reconfigurable Operation Execution Elena Maftei Technical University of Denmark DTU Informatics
Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems Domițian Tămaș-Selicean and Paul Pop Technical University of Denmark.
Synthesis of Reliable Digital Microfluidic Biochips using Monte Carlo Simulation Elena Maftei, Paul Pop, Florin Popenţiu Vlădicescu Technical University.
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems Domițian Tămaș-Selicean and Paul Pop Technical University.
This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement n° iGrid Aron Kondoro.
Synthesis of Biochemical Applications on Digital Microfluidic Biochips with Operation Variability Mirela Alistar, Elena Maftei, Paul Pop, Jan Madsen.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Elena Maftei Technical University of Denmark DTU Informatics
Fault-Tolerant Architecture Design for Flow-Based Biochips
Microfluidic Biochips
Estimating Timing Profiles for Simulation of Embedded Systems
HIGH LEVEL SYNTHESIS.
Presentation transcript:

Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark

Flow-Based Microfluidic Biochips Manipulations of continuous liquid through fabricated micro-channels 10 mm Switches Waste channels Inlets Chamber Outlets 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Outline Biochip Architecture Challenges and Motivation System Model Component Model Biochip Architecture Model Biochemical Application Model Biochip Synthesis Tasks Problem Formulation Proposed Solution List Scheduling + Contention Aware Edge Scheduling Experimental Evaluation Conclusions 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Microfluidic Valve – Multi-Layer Soft Lithography Biochip Architecture Microfluidic Valve – Multi-Layer Soft Lithography 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Microfluidic Large Scale Integration (LSI) : Biochip Architecture Microfluidic Large Scale Integration (LSI) : Valves combined to form more complex units Microfluidic Switch 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Biochip Architecture Microfluidic Mixer 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Biochip Architecture Microfluidic Mixer 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Biochip Architecture Microfluidic Mixer http://groups.csail.mit.edu/cag/biostream 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Components Mixer Detector Filter Heater Separator Storage Units … http://groups.csail.mit.edu/cag/biostream 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Biochip Architecture Schematic View Functional View 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Challenges Manufacturing technology, soft lithography, advancing faster than Moore’s law Increasing design complexity Current methodologies Full-custom Bottom-up Radically different, top-down, synthesis and design methodologies required 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

System Model The model considers discretized fluid volumes Fluid sample volumes can be precisely controlled (unit sized samples) Each sample occupies a certain length on the flow channel using metering 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Metering – Unit Sized Samples Metering is done by transporting the sample between two valves that are a fixed length apart Input Waste To other components open closed (a) (c) (b) (d) Microfluidic metering process. Open and closed symbols refer to open and actuated control valves, respectively. (a) Sample of interest flows from an input port through one half of the rotary mixer. (b) Sample is compacted against a valve on the right side of the mixer, ensuring a consistent cross-sectional area. (c) Excess sample is flushed to the waste port. (d) A unit-sized sample results and can be mixed or transported to storage 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Component Model Microfluidic Mixer Five phases: Ip1 Ip2 Mix (0.5 s) Flow Layer Model: Operational Phases + Execution Time Five phases: Ip1 Ip2 Mix (0.5 s) Op1 Op2 (1) Ip1 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Component Model open Waste Input (2) Ip2 (3) Mix (4) Op1 (5) Op2 closed 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Biochip Architecture Model 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Biochip Architecture Model Topology graph based model A = (N, S, D, F, c) , where, N = All nodes (Switches and Components) S = Switch nodes only, e.g., S1 D = Directed edge between 2 nodes, DIn1, S1 F = Flow path, i.e., set of two or more directed edges c = Transport latency associated with a flow path or a directed edge 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Flow paths in the architecture Fluid Transport latencies are comparable to operation execution times Handling fluid transport (communication) is important Enumerate flow paths in the architecture F1 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Flow paths in the architecture A flow path is reserved until completion of the operation, resulting in routing constraints F1 F3 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Biochemical Application Model Directed, acyclic, polar Each vertex Oi represents an operation Each vertex has an associated weight denoting the execution time 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Biochip Synthesis Tasks Allocation Placement Binding Scheduling Operation Scheduling Edge Scheduling: Routing latencies comparable to operation execution times 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Problem Formulation Given A biochemical application G A biochip modeled as a topology graph A Characterized component model library L Produce An implementation minimizing the application completion time while satisfying the dependency, resource and routing constraints Deciding on: Binding of operations and edges Scheduling of operations and edges 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Proposed Solution Allocation and Placement: Given Binding and Scheduling (Operations): Greedy Binding + List Scheduling Fluid Routing (Contention Aware Edge Scheduling) 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

F14 F15 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

No flow path from Heater1 to Mixer 3! A composite route 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Design Methodology Biochemical Application Model Flow Layer Model Component Library Biochemical Application Model Flow Layer Model Control Layer Model Flow Path Generation Synthesis Biochip Architecture Model Binding and Scheduling Routing Optimization Graph-based Model Control Layer Model Control Synthesis Biochip Controller Design Implementation 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Experimental Results Synthesizing two Real Life Assays and one Synthetic Benchmark 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Varying number of I/O Ports Experimental Results Varying number of I/O Ports 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips

Conclusions Proposed a component model for the fluidic components an architecture model for the flow-based microfluidic biochips Proposed a system-level modeling and simulation framework for flow-based biochips reduced design cycle time facilitating programmability and automation Demonstrated the approach by synthesizing two real life assays and four synthetic benchmark on different biochip architectures 12/10/2011 System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips