4 October, 2005 www.eej.ulst.ac.uk/~ianSlide 1 of 15 EEE515J1 Combinational Logic: Truth tables to equations Ian McCrumRoom 5D03B Tel: 90 366364 voice.

Slides:



Advertisements
Similar presentations
Introduction to Logic Circuits
Advertisements

Glitches & Hazards.
LOGIC GATES ADDERS FLIP-FLOPS REGISTERS Digital Electronics Mark Neil - Microprocessor Course 1.
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.


Canonical Forms and Logic Miniminization
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Logic Gates Circuits to manipulate 0’s and 1’s. 0’s and 1’s used for numbers Also to make decisions within the computer. In that context, 1 corresponds.
Lecture 3: Incompletely Specified Functions and K Maps CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
EEE324 Digital Electronics Ian McCrumRoom 5B18, Lecture 4: Boolean Algebra.
KU College of Engineering Elec 204: Digital Systems Design
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
Digital Logic Chapter 4 Presented by Prof Tim Johnson
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Unit 14 Derivation of State Graphs
1 Digital Logic Design Week 5 Simplifying logic expressions.
COM181 Computer Hardware Ian McCrumRoom 5B18, Lecture 2: Circuits.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
ROM & PLA Digital Logic And Computer Design
EEE515J1_L5-1/8 EEE515J1 ASICs and DIGITAL DESIGN Designing FSMs Ian McCrumRoom 5D03B Tel: voice.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Minimisation ENEL111. Minimisation Last Lecture  Sum of products  Boolean algebra This Lecture  Karnaugh maps  Some more examples of algebra and truth.
05 BA2 Page 1 ECEn/CS 224 Boolean Algebra – Part 2.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Boolean Algebra and Reduction Techniques
Karnaugh Mapping Digital Electronics. Karnaugh Mapping or K-Mapping This presentation will demonstrate how to Create and label two, three, & four variable.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Designing Combinational Logic Circuits
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
CSE 140: Components and Design Techniques for Digital Systems Lecture 3: Incompletely Specified Functions and K Maps CK Cheng Dept. of Computer Science.
EEE515J1_L4-1/12 EEE515J1 ASICs and DIGITAL DESIGN EGBCDCNT.pdf An example of a synchronous sequential machine.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
WORKING PRINCIPLE OF DIGITAL LOGIC
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Lecture 3: Incompletely Specified Functions and K Maps
Prof. Sin-Min Lee Department of Computer Science
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
ECE 2110: Introduction to Digital Systems
Computer Organisation
ECE 3110: Introduction to Digital Systems
CS 352 Introduction to Logic Design
CSE 140 : Components and Design Techniques for Digital Systems
Lecture 3: Incompletely Specified Functions and K Maps
Instructor: Alexander Stoytchev
BASIC & COMBINATIONAL LOGIC CIRCUIT
Instructor: Alexander Stoytchev
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
Optimization Algorithm
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
DESIGN OF SEQUENTIAL CIRCUITS
Overview Part 2 – Circuit Optimization
ECE 352 Digital System Fundamentals
Instructor: Alexander Stoytchev
Analysis of Logic Circuits Example 1
Laws & Rules of Boolean Algebra
Lecture 3: Incompletely Specified Functions and K Maps
Presentation transcript:

4 October, of 15 EEE515J1 Combinational Logic: Truth tables to equations Ian McCrumRoom 5D03B Tel: voice mail on 6 th ring Web site:

4 October, of 15 Two example circuits

4 October, of 15 To analyse the bottom circuit Create a table with columns for the 8 possible input patterns. There are 3 inputs so there are 2^3=8 unique input patterns Add columns and labels for intermediate signals as well as the output

4 October, of 15 ABCACB/C/ABCY To come up with a circuit from a truth table, concentrate on each output at a’1’ that is needed We need to detect four particular input patterns, {010,011,110,111} This could be done by using a three input AND gate to detect each ‘1’ and then ORing each of the “on-term” detectors.

4 October, of 15 ABCACB/C/ABCY “On-term” detectors also called “Product Term detectors e.g. to detect the product term {110} (sometimes called m6) we use an invertor on C, so the AND gate will go high when the input is AB/C I.E go high when the input is /AB/C This type of circuit is called AND-OR And directly generates the SUM of PRODUCTS (SOP) form Y=/ABC + /ABC + AB/C + ABC

4 October, of 15 ABCACB/C/ABCY i.e. Generate a ‘1’ when inputs are 010 or 011. Also generate a ‘1’ when the inputs are 110 or 111. but for an input pattern of 010 or 011 you only need to detect 01 on the A and B inputs. (/AB) Likewise detect 11 on the A or B inputs, C can be either a ‘0’ or a ‘1’ – it doesn’t matter. Hence use the term AB. Now Y=/AB+AB ; again A can be ‘0’ or ‘1’ so the answer is just B Note again in the truth table, the bold terms are when we want to o/p to be a ‘1’. A B C AND OR

4 October, of 15 ABCACB/C/ABCY With practice you can spot these minimisations by inspection. They are examples of the “logic adjacency theorem” – if two product terms are absolutely identical except they differ in having one variable in a normal form in one term and in the complementary form in the other term then you can remove that term. Taking the first pair of ones… /A B /C + /A B C = /A B

4 October, of 15 What you should know How to write down a SOP equation from a truthtable Save ink if possible and be quick (try and apply the adjacency theorem by inspection) Don’t worry if you don’t/can’t If you really need to minimise – use a computer! See the package McBoole or let Quartus do it for you.

4 October, of 15 Points so far A product term or minterm or “on-term” generates a ‘1’ output in a truth table A canonical product term contains every variable The “Sum of Product form or AND-OR circuit is a useful way of generating an o/p Two product terms can be combined – and a variable is removed, by using the adjacency theorem We can cost circuits – according to a “Cost model”

4 October, of 15 Cost models What costs? Silicon area Gate count Power consumption Speed Number of soldered joints Number of packages Number of unusual packages Stores inventory Etc…!!!

4 October, of 15 “McCrum’s Cost Model” The simplest I could come up with and still allows you to show you have thought about costing. One penny per gate input, with free invertors! Later on we will add 6p per D-type flop- flop and 9p for any other flip-flop type.

4 October, of 15 Example 3p 2p+2p+3p+3p = 10p A canonical solution will cost 3p+3p+3p+3p + 4p = 16p Since the truth table had 4 on- terms in it – 4 product term detectors each of which was a 3 i/p AND gate.

4 October, of 15 Tutorials (verify by quartus!) XXXX ABCD P Q R S This is taken from the file super13.doc. It is 4 separate circuits – one for P, one for Q, one for R and one for the S output. There are 4 inputs A,B,C and D. Generate the schematics and simulate to prove the truthtable/schematic is correct. [Tut L2_1, L2_2, L2_3 and L2_4] We could also specify this problem by numbering the input patterns, m0 to m15 Thus P = f(ABCD) = ∑(m 7 -m 12, m 14 ) Some software will allow the use of don’t care terms, using a ‘d’ or ‘x’ term. See the file McBoole.txt in the files section of the website for an example X1 101X1 11X d

4 October, of 15 More costings [Tutorials] XXXX ABCD P Q R S Each product term will require a 4 input AND gate, ignoring m13 we need 15 such gates or 60p P needs a 7 i/p OR Q needs a 7 i/p OR R needs a 8 i/p OR S needs a 7 i/p OR Total cost = 89p (cost of P is 35p) X1 101X1 11X D This solution costs 4p+3p+3p+3p for AND gates and 4p for the output gate for P (cost of P is 13p) TUT L2_5; what is a more minimal cost of Q,R and S?

4 October, of 15 A product term or minterm or “on-term” generates a ‘1’ output in a truth table A canonical product term contains every variable The “Sum of Product form or AND-OR circuit is a useful way of generating an o/p Two product terms can be combined – and a variable is removed, by using the adjacency theorem We can cost circuits – according to a “Cost model” Be able to move from truth tables to AND-OR equations and circuits Be able to do a little minimisation be inspection Be able to “cost” a circuit You now have 5 tutorials to try! [Tut L2_1 to L2_5] Conclusion