Doc.: IEEE 802.11-04/992r1 Submission September, 2004 Victor Stolpman et. al Irregular Structured LDPC Codes and Structured Puncturing Victor Stolpman,

Slides:



Advertisements
Similar presentations
Doc.: IEEE /0111r0 Zhanji Wu, et. Al. December 2012 Submission A Physical-layer Network Coding Relay scheme for IEEE Date: Authors:
Advertisements

PHY Abstraction for TGax System Level Simulations
Doc.: IEEE /0071r1 Submission January 2004 Aleksandar Purkovic, Nortel NetworksSlide 1 LDPC vs. Convolutional Codes for n Applications:
(speaker) Fedor Groshev Vladimir Potapov Victor Zyablov IITP RAS, Moscow.
1 Channel Coding in IEEE802.16e Student: Po-Sheng Wu Advisor: David W. Lin.
MATH 685/ CSI 700/ OR 682 Lecture Notes
1 Finite-Length Scaling and Error Floors Abdelaziz Amraoui Andrea Montanari Ruediger Urbanke Tom Richardson.
Arbitrary Bit Generation and Correction Technique for Encoding QC-LDPC Codes with Dual-Diagonal Parity Structure Chanho Yoon, Eunyoung Choi, Minho Cheong.
Cooperative Multiple Input Multiple Output Communication in Wireless Sensor Network: An Error Correcting Code approach using LDPC Code Goutham Kumar Kandukuri.
Near Shannon Limit Performance of Low Density Parity Check Codes
Division of Engineering and Applied Sciences March 2004 Belief-Propagation with Information Correction: Near Maximum-Likelihood Decoding of LDPC Codes.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
EE436 Lecture Notes1 EEE436 DIGITAL COMMUNICATION Coding En. Mohd Nazri Mahmud MPhil (Cambridge, UK) BEng (Essex, UK) Room 2.14.
EEE377 Lecture Notes1 EEE436 DIGITAL COMMUNICATION Coding En. Mohd Nazri Mahmud MPhil (Cambridge, UK) BEng (Essex, UK) Room 2.14.
Generalized Communication System: Error Control Coding Occurs In Right Column. 6.
The Role of Specialization in LDPC Codes Jeremy Thorpe Pizza Meeting Talk 2/12/03.
Doc.: IEEE /1391r0 Submission Nov Yakun Sun, et. Al.Slide 1 About SINR conversion for PHY Abstraction Date: Authors:
Doc.: IEEE /0363r1 Submission Pilot Value Definitions March 2012 Seunghee Han, LG ElectronicsSlide 1 Date: Authors:
Analysis of Iterative Decoding
Linear Codes.
Block-LDPC: A Practical LDPC Coding System Design Approach
Doc.: IEEE /992 Submission September, 2004 Victor Stolpman et. al Irregular Structured LDPC Codes and Structured Puncturing Victor Stolpman, Nico.
Doc.: IEEE /180r0 Submission March 2002 Monisha Ghosh, et al., Philips Slide 1 On The Use Of Multiple Antennae For Monisha Ghosh, Xuemei.
Doc.: IEEE /0abcr0 Submission Sept 2004 Mustafa Eroz, Hughes Network SystemsSlide 1 HNS Proposal for n Physical Layer Mustafa Eroz, Feng-Wen.
Basic Characteristics of Block Codes
§6 Linear Codes § 6.1 Classification of error control system § 6.2 Channel coding conception § 6.3 The generator and parity-check matrices § 6.5 Hamming.
DIGITAL COMMUNICATIONS Linear Block Codes
ADVANTAGE of GENERATOR MATRIX:
Doc.: IEEE /0909r0 Submission July 2012 Jong S. Baek, AlereonSlide 1 Analysis, simulation and resultant data from a 6-9GHz OFDM MAC/PHY Date:
Part 1: Overview of Low Density Parity Check(LDPC) codes.
Low Density Parity Check codes
Digital Communications I: Modulation and Coding Course Term Catharina Logothetis Lecture 9.
August 2004 doc.: IEEE /0951r1 Submission S. Coffey, et al., WWiSE group Slide 1 WWiSE Group Partial Proposal on Turbo Codes August 13, 2004 Airgo.
Doc.: aj SubmissionSlide 1 LDPC Coding for 45GHz Date: Authors: July 2014 NameAffiliationsAddressPhone Liguang LiZTE CorporationShenzhen.
LDPC FEC for IEEE n Applications
Code Construction and FPGA Implementation of a Low-Error-Floor Multi-Rate Low-Density Parity-Check Code Decoder Lei Yang, Hui Liu, C.-J Richard Shi Transactions.
Memory-efficient Turbo decoding architecture for LDPC codes
Doc.: IEEE /0431r0 Submission May 2005 Bjorn A. Bjerke, QualcommSlide 1 Responses to reasons and cures comments on TGn Sync LDPC codes Notice:
Doc.: IEEE / n Submission March 2004 PCCC Turbo Codes for IEEE n B. Bougard; B. Van Poucke; L. Van der Perre {bougardb,
Doc.: IEEE /0717r0 SubmissionSlide 1 LDPC for IEEE802.11aj(45GHz) Date: Authors: May 2014 NameAffiliationsAddressPhone Liguang.
Doc.: IEEE 11-04/0304r0 Submission March 2004 John S. Sadowsky, Intel PER Prediction for n MAC Simulation John S. Sadowsky (
Submission September 2015 doc.: IEEE /1089r0 September 2015 Slide 1 Considerations on PHY Padding and Packet Extension in 11ax Date:
Multiple Antennas.
1 Aggregated Circulant Matrix Based LDPC Codes Yuming Zhu and Chaitali Chakrabarti Department of Electrical Engineering Arizona State.
1 Code design: Computer search Low rate: Represent code by its generator matrix Find one representative for each equivalence class of codes Permutation.
Trellis-coded Unitary Space-Time Modulation for Multiple-Antenna Scheme under Rayleigh Flat Fading 指導教授 : 王 瑞 騰 老師 學生 : 吳委政.
August 2004 doc.: IEEE / n August 2004
Length 1344 LDPC codes for 11ay
WWiSE Group Partial Proposal on Turbo Codes
Variable Length LDPC Codes for 45GHz
Q. Wang [USTB], B. Rolfe [BCA]
LDPC Coding for 45GHz Date: Authors: September 2014
DIP 2005 Final Project Proposal
Rate 7/8 LDPC Code for 11ay Date: Authors:
Rate 7/8 (1344,1176) LDPC code Date: Authors:
HNS Proposal for n Physical Layer
LDPC for MIMO Systems July 8, 2004 Jianuxan Du,
Physical Layer Approach for n
Variable Length Ldpc Codes for 45GHz
August 2004 doc.: IEEE / n August 2004
Chris Jones Cenk Kose Tao Tian Rick Wesel
<month year> doc.: IEEE /125r0 August 2004
August 2004 doc.: IEEE / n August 2004
Irregular Structured LDPC Codes and Structured Puncturing
August 2004 doc.: IEEE / n August 2004
Institute for Infocomm Research (I2R)
Comparisons of HARQ transmission schemes for 11be
Comparisons of HARQ transmission schemes for 11be
LDPC Tone Mapping for IEEE aj(45GHz)
Summary of HNS Partial Proposal for n Physical Layer
Presentation transcript:

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Irregular Structured LDPC Codes and Structured Puncturing Victor Stolpman, Nico van Waes, Tejas Bhatt, Charlie Zhang, and Amitabh Dixit This presentation accompanies submission IEEE /948r1

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Parity-Check “Seed” Matrix Small binary matrix  low storage costs. Acts as a blueprint to the structure of the expanded LDPC code. Constructed from an ensemble with good asymptotic properties for the desired channel (e.g. AWGN, BEC, Fading, MIMO, etc.). Expanded using permutation matrices (e.g. single circular-shift) to construct the LDPC matrix used in the error control system. After expansion, final LDPC matrix will be of the same ensemble. Storage is smaller than the storage of exponents. For example purposes only, a seed matrix:

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Permutation “Spread” Matrices Finite set of matrices consisting of circular-shift matrices, the identity matrix, and the all zeros matrix. Indexed via their exponent values.

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Expanded LDPC Matrix “Expanded” LDPC matrix whose sub-matrices belong to the finite set of permutation matrices In matrix notation, we write Thus, the final exponents are of the finite set:

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Universal Exponential Matrix Exponential matrix definition used for all LDPC code constructions despite the ensemble and seed construction dimension. Because it is “rule-based” and not tied to a particular “seed” matrix construction, it offers forward-compatibility and hardware reuse for different products and standards. Adapts for multiple block sizes and code rates without additional storage for exponent values. Applicable to different ensembles designed for different channels.

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Final Exponential Matrix Constructed via masking the “seed” matrix with the “universal” exponent matrix (Note: operations can be reduced to just the ones locations in the seed parity-check matrix). Using the following mapping:

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Small Construction Example Parity Systematic

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Simulations Simulated Block Sizes: –{576,720, 768, 864, 960, 1008, 1152, 1296, 1344, 1440, 1536, 1584, 1728, 1872, 1920, 2016, 2112, 2160, 2304} Permutation sub-matrix dimensions: –{12,15,16,18,20,21,24,27,28,30,32,33,36,39,40,42,44,45,48} Rate 1/2 Seed Matrices of dimension (24x48) –3 seed matrices (designed for AWGN – all 3 from the same ensemble) Rate 2/3 Seed Matrices of dimension (16x48) –4 seed matrices (designed for AWGN – all 4 from the same ensemble) Rate 3/4 Seed Matrices of dimension (12x48) –4 Seed matrices (designed for AWGN – all 3 from the same ensemble) 50 iterations of conventional belief propagation In the pipeline … –Rate 7/8 Seed Matrices –Additional block sizes (forward-compatibility and hardware reuse) –Additional Layered Belief-Propagation decoding

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Rate 1/2 BLER – AWGN BPSK

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Rate 2/3 BLER – AWGN BPSK

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Rate 3/4 BLER – AWGN BPSK

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Layered v/s Conventional BP (Rate 1/2) Layered BP (15 iterations) Conventional BP (50 iterations)

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al LDPC, N=1920, Different Code-Rates

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al LDPC, N=1920, R-1/2

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Channel B 2x2 Simulation Results (to be revised before meeting)

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Channel D 1x1 Simulation Results (to be revised before meeting)

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Channel E 1x1 Simulation Results (to be revised before meeting)

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Features Supports a wide range of block sizes without shortening –Shortening causes some inefficiencies with hardware: Must shorten a longer codeword in decoding than needed Power consumption and/or performance may vary with block size Shortening rules continue to propagate in future systems Upper triangular seed matrices  linear time encoder Wide range of block sizes reduces zero-padding inefficiencies Supports ensembles designed for different channel models Future compatibility and hardware reuse going forward –Additional block sizes are easily added for advancements in silicon –Additional ensembles are easily added for difference channel models Layered Belief-Propagation decoding can be done to speed up convergence and reduce decoding latency

doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Summary Irregular Structure LDPC Codes –Applicable to seed matrices designed for different channels and antenna configurations (i.e. AWGN, BEC, fading, SISO, MIMO, etc.). –“Rule-based” exponent reduces storage requirements because only seed matrices need to be stored and not exponents. –Reusable hardware for different channel models and product lines. –Performance is in line with other structured approaches customized for specific channels. Structured Puncturing of LDPC Codes –A change in code rate does not require a change of connective nets in either the encoder or decoder. –Can work with different ensembles of different rates. –Allows for simple link adaptation and can easily support different code rates for separate spatial streams in MIMO antenna configurations. –Can reuse hardware for different error control applications. –Can coexist with other code rate adaptation approaches (e.g. nested matrices, shortening, etc.).