1 DØ RunIIb Trigger Upgrade: Status Darien Wood for the DØ Trigger Upgrade Group.

Slides:



Advertisements
Similar presentations
Bob Hirosky, UVa 7/27/01  Level 2 Processor Status  Bob Hirosky The University of Virginia 
Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
1 Installation Review Stefan Grünendahl CTT Installation Plan Current status General plan Power supplies + permits Basic installation + checking.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
The Silicon Track Trigger (STT) at DØ Beauty 2005 in Assisi, June 2005 Sascha Caron for the DØ collaboration Tag beauty fast …
Status of Eric Kajfasz CPPM/Fermilab GDR-Susy, Lyon - 26 novembre 2001.
1 Level1 Central Track Trigger Physics Justification Proposed Implementation Costs and Schedule Meenakshi Narain Boston University / Dzero Collaboration.
Feb 26, 2004 Mike Hildreth – DØ Collaboration Meeting Run IIb Trigger Simulation Report Mike Hildreth & Ela Barberis for the Run IIb Trigger Simulation.
H. EvansRun IIb Trigger Meeting: 26-Feb-04 1 Ensuring Success for L1Cal in Run IIb H. EvansColumbia U. Outline 1.Pre-Installation (extensive use of Test.
1 DØ trigger system 3 levels L1 deadtimeless L1 deadtimeless L2 100  s L2 100  s L3 farm, 50 Hz L3 farm, 50 Hz Brown involvement L2 STT L2 STT L1CTT.
Saclay, 04 / 11 / 2002 E. Perez 1 Simulation of the performances of the upgraded L1Cal  Short reminder  Performances (jets) (see Jovan’s talk for electron.
DØ Collaboration Meeting October 10, DØ RunIIb Trigger Upgrade Vivian O’Dell, FNAL for the DØ Trigger Upgrade Group.
H. EvansRun IIb L1Cal Meeting: 1-May-031 Goals of the Summer Integration Test Summer Integration Schedule –16-Jul-03 – 8-Oct-03 Test Infrastructure –what.
IEEE 2003 Real Time Conference D. Calvet Algorithms and Architecture for the L1 Calorimeter Trigger at D0 Run IIb J. Bystricky, D. Calvet, P. Le Dû, E.
DØ L1Cal Trigger 10-th INTERNATIONAL CONFERENCE ON INSTRUMENTATION FOR COLLIDING BEAM PHYSICS Budker Institute of Nuclear Physics Siberian Branch of Russian.
13 January All Experimenters’ MeetingAlan L. Stone - Louisiana Tech University1 Data Taking Statistics Week of 2003 January 6-12 We had to sacrifice.
Electrical Integration WBS Eric J. Mannel Columbia University Electronics Project Engineer VTX and FVTX.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.
Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.
NIU Trigger Workshop CTT Commissioning Trigger Workshop October 22, 1999 WBS & Presented by Fred Borcherding for the D0 Electronics Group.
E. Hazen – FNAL – 5 Apr 2004 L1CTT DFEA Motherboard / Daughterboard Design, Cost, Schedule 4.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
DZero Run IIb PMG February 25, Run IIb DZero PMG  Status overview, issues (Kotcher)  Schedule, project status (Freeman)  AOB Jon Kotcher Fermilab.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
D0 Status: 01/14-01/28 u Integrated luminosity s delivered luminosity –week of 01/ pb-1 –week of 01/ pb-1 –luminosity to tape: 40% s major.
1 ME1/1 ODMB Production Readiness Review: Schedule and Budget Darien Wood Northeastern University For the ME1/1 Electronics Project.
All Experimenters MeetingDmitri Denisov Week of July 7 to July 15 Summary  Delivered luminosity and operating efficiency u Delivered: 1.4pb -1 u Recorded:
FNAL PMG Feb 5, DØ RunIIb Trigger Upgrade WBS 1.2 Paul Padley, Rice University for the DØ Trigger Upgrade Group.
Director’s Review Feb 3-4, Installation and Technical+Physics Commissioning of DØ RunIIb Silicon & Trigger Upgrades Schedule & Costs R.P. Smith.
18 March 2002 All Experimenters’ Meeting Alan L. Stone Louisiana Tech University 1 DØ Status: 03/11 – 03/18 Week integrated luminosity –1.1 pb -1 delivered.
Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.
V. O’Dell, D0 RunIIb PMG 4-Feb Dzero Run IIb PMG  Agenda u Overview & Management News: V. O’Dell u Trigger Upgrade Status:P. Padley u Silicon closeout.
Silicon Track Trigger Status report 7 Oct (Horst D Wahl) l funding l ongoing activities l what next? l schedule l Webpage of STT group: –
Proposed full upgrade of the L1CTT/DFE for Run2b Meenakshi Narain Boston University Outline: Proposal Reviewers comments and responses Schedule Cost.
1 L1CAL for DAQ Shifter By Selcuk Cihangir 3/20/2007 Representing L1CAL group (slides from many people)
DZero Run IIb Rev Nov 05 ‘03 1 Kotcher Agenda (from Rebaselining Review)  Introduction (Kotcher – 10’)  Trigger & DAQ/Online (Wood – 30’) u AFE II/TriP.
Trigger Commissioning Workshop, Fermilab Monica Tecchio Aug. 17, 2000 Level 2 Calorimeter and Level 2 Isolation Trigger Status Report Monica Tecchio University.
Overview of a Plan for Simulating a Tracking Trigger (Fermilab) Overview of a Plan for Simulating a Tracking Trigger Harry Cheung (Fermilab)
Online monitor for L2 CAL upgrade Giorgio Cortiana Outline: Hardware Monitoring New Clusters Monitoring
New L2cal hardware and CPU timing Laura Sartori. - System overview - Hardware Configuration: a set of Pulsar boards receives, preprocess and merges the.
Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.
A proposal for a full upgrade of the L1CTT/DFE for Run2b Meenakshi Narain Boston University Outline: u Why do we need a full upgrade? u The new proposed.
FPD STATUS Carlos Avila Uniandes/UTA 1. FPD overview 2. Roman pot and detector status 3. FPD readout integration status 4. Software status 5. Stand-alone.
The DØ Silicon Track Trigger Wendy Taylor IEEE NSS 2000 Lyon, France October 17, 2000  Introduction  Overview of STT  STT Hardware Design u Motherboard.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
J. Linnemann, MSU 2/12/ L2 Status James T. Linnemann MSU PMG September 20, 2001.
FNAL All Experimenters Meeting June 24, Leslie Groer Columbia UniversityDØ Status 1 DØ Status and Operations June 17 – 24, 2002  Notable “features”
D0 PMG February 15, 2001 PMG Agenda February 15, 2001  Overview (Weerts) u Detector status u Reportable milestones u Summary  Operations Organization.
Director’s Review July 15, Installation and Technical Commissioning of D0 RunIIb L0 Silicon and Trigger Upgrades Schedule & Costs R.P. Smith for.
D0 PMG, 07Jun05 1 D. Wood, Trigger Upgrade Status Trigger Upgrade Status  The DØ Trigger Upgrade consists of u Complete replacement of Level 1 calorimeter.
20 April 2002Bill Lee APS 1 The D0 Silicon Track Trigger Bill Lee Florida State University.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
Arnd Meyer (RWTH Aachen) Sep 8, 2003Page 1 Integrated Luminosity Total data sample on tape with complete detector > 200pb -1.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
Summary of IAPP scientific activities into 4 years P. Giannetti INFN of Pisa.
EPS HEP 2007 Manchester -- Thilo Pauly July The ATLAS Level-1 Trigger Overview and Status Report including Cosmic-Ray Commissioning Thilo.
Update on CSC Endcap Muon Port Card
The Silicon Track Trigger (STT) at DØ
L1FW: towers, tracks, correlations
New Calorimeter Trigger Receiver Card (U. Wisconsin)
Presentation transcript:

1 DØ RunIIb Trigger Upgrade: Status Darien Wood for the DØ Trigger Upgrade Group

D0 PMG 16-Nov Trigger System Upgrades CAL c/f PS CFT SMT MU FPD L1Cal L1PS L1CTT L1Mu L1FPD L2Cal L2PS L2CTT L2STT L2Mu Global L2 Framework Detector Lumi Level 1 Level 2 7 MHz2.5 kHz1 kHz L3/DAQ Level 3 <100 Hz Cal-TRK MU-TRK New (or replaced) System Enhanced System

D0 PMG 16-Nov L1Cal Trigger Status ADF v.2 layout complete, lining up vendors for pre- production run Orders placed for all remaining TAB and GAB components. Production readiness review was October 7 – now in production SCLD prototype has been used successfully in integration tests. Final board has successfully passed bench tests at Saclay Production track match card fabricated and assembled, loop test established ADC+Digital Filtering Clustering Global Sums & Topological Finished 05/03

D0 PMG 16-Nov L1Cal Trigger Status ADF v1 TAB GAB VME/SCL ADF v2 SCLD

D0 PMG 16-Nov L1 Cal progress since Sep 7: ADF  ADF v.2 layout completed u gerber files, layout & assembly instructions completed u negotiations with three vendors for fabrication and assembly s 1 st closed business s 2 nd finally declined order s 3 rd (ADCO) in progress u goal is to complete 10 pre-production modules in next few weeks

D0 PMG 16-Nov L1 Cal progress since Sep 7: TAB & GAB  Continued firmware work at Nevis u automated facility bit-by-bit comparison of simulated events u simple list of L1cal trigger terms implemented in GAB  ECL output receiver test card  Successful production readiness review Oct 7 th at Nevis u committee: Bob Hirosky (chair), Iain Bertram, Dan Edmunds, Joel Steinberg u recommendation to go ahead with production, using existing PCB’s: no modifications required u also examined installation commissioning plans and had many useful technical discussions  Assembly orders are now being processed at Columbia

D0 PMG 16-Nov L1 Cal progress since Sep 7: BLS cables and test stand area  UIC and Fermilab working on constructing a 5% system of transition cables/panels/paddles from existing BLS cables to ADF back planes  Impedance matching studies with prototypes  Mock-up of mechanical system and cable routing

D0 PMG 16-Nov Current BLS Cables Layout  How the BLS cables are set. 6.5‘‘ Rack Door We have decided not to move the cables

D0 PMG 16-Nov Mock-up We reproduce the current BLS cable layout for 128 BLS cables to test the design and to optimize the procedure to connect the cables

D0 PMG 16-Nov L1Cal Commissioning  Signal splitters allow digital filter and entire readout chain to be tested with full system prior to installation  Currently: u TAB data transmission to L2 and L3, tests of data unpacking u cable tests for inputs u patch panels/paddle cards for installation in hand u cable layouts defined Current L1cal (10 racks) Framework, L2, etc. Clock Upgrade rack(s) Comp uters Power, ground Split signals Serial command linkGround isolation Movable Counting House “Sidewalk”  Future: u Collect single-tower data to tune MC u Test trigger generation with real data u Full system will be installed on sidewalk

D0 PMG 16-Nov L1CalTrack Trigger Overview

D0 PMG 16-Nov Progress since Sep 7: L1 Cal-track match  Production MTCxx cards fabricated u will be sent for assembly shorty  Layout completed for production UFB: u will be sent for fab in next few days  Collision hall work completed u termination of long-haul cables completed u ready for pre-commissioning after end of shutdown Universal Flavor board (daughter) MTCxx (mother board)

D0 PMG 16-Nov L1 Central Track Trigger  Level 1 Central Track Trigger (CTT) essential for electrons, muons, taus (WH  l jj), input for STT vertexing trigger  Tracking trigger rates very sensitive to occupancy  Upgrade stategy: u Narrow tracker roads by using individual fiber hits (singlets) rather than pairing adjacent fibers (doublets) u Cal-track matching DFEA mother/daughter board redesigned as a single board (DFEB), with larger FPGA’s: (Xilinx Virtex-II XC2V6000)

D0 PMG 16-Nov Scope of Upgrade L1CTT  Original idea was to simply replace FPGAs to newer larger ones that allow more equations  Have recently upscoped the project to allow monitoring and debugging capability  The project now involves replacing two crates of electronics and the crates themselves  All elements in this upgrade have been designed to minimize commissioning time and simplify debugging

D0 PMG 16-Nov L1CTT progress since Sep 07: DFEA & Crate Controller  Combined DFEA motherboard-daughterboard u 2 complete boards (at Boston and Fermilab) u Boston: test data injection and capture features successfully tested s Remaining: commission SLDB receiver u Fermilab: installed on platform  Crate Controller u working well with DFEA on BU test stand u eight boards back from B.E.S.T. after BGA and QFN reflow u Will be assembled as production boards

D0 PMG 16-Nov L1CTT progress since Sep 07: crates and platform slice  Fully assembled DFE subrack installed in PW02 (on platform in collision hall) u power supplies u cables u inspection u ORC on Oct 26 th (can run unattended)  testing DFEA/M in situ u initializes OK – no problems u output fed to 9 th CTOC card u testing status bits

D0 PMG 16-Nov L1CTT parallel chain MixerDFEA crates (current) CTOC, etc Fiber signals LVDS splitters Partial prototype DFEA crate (upgrade) Prototype crate controller (upgrade) PC link Trigger framework timing (Serial command link) All elements of parallel slice of upgrade prototypes installed in Fall 04 shutdown Extra CTOC, CTTT

D0 PMG 16-Nov L1CTT Hardware New L1CTT Crate, Crate Controller, DFEB New DFE Crate backplane DFEB in new crate installed on the platform in DØ DFEB in stand-alone test setup with LVDS signals input

D0 PMG 16-Nov STT and Level 2  STT u Additional production of the same boards is needed to accommodate new Layer 0 channels u Production Readiness Review Friday Sept 10: s Buffer controller now in production s option of building additional Track Fit Cards awaiting final decision  Level 2 u Work in July/August to get the Concurrent Tech cPCI CPU to work with the 9u motherboard u Fallback CPU: Adlink cPCI-6860A u upgrade to proceed adiabatically Should be “transparent” upgrades

D0 PMG 16-Nov RunIIb Trigger Simulation/Algorithms  L1Cal u variety of small variations of sliding window algorithm studied for EM triggers u now improving upon RunIIa L1+L2EM performance u Prototype firmware versions of EM, Jet, and tau algorithms  L1CTT u Run IIa simulation package being restructured s will be much more easily adapted to Run IIb u Firmware being tested W->eν MC Greg Pawloski, Sabine Lammers Single EM

D0 PMG 16-Nov RunIIb Trigger Simulation/Analysis  Primary goal is “strawman” trigger list by early 2005 incorporating new algorithms u starting with current L2 trigger terms as a basis  “trigger rate tool” adapted to implement sliding windows algorithms u uses real collider data as input u accounts for correlations and combined rates of full trigger list  Closer coordination of effort between u Trigger Upgrade Project (coding new algorithms) u Trigger Board (policy) u Trigger Steering Committee (technical) u (new) Trigger Studies Group (physics/rate studies) u N. Varelas appointed Trigger Coordinator

D0 PMG 16-Nov CTT Manpower  Recommendation from July Director’s review: “Secure the manpower for all installation needs in the 2004 shutdown to allow testing during the data taking in FY05” u Additional engineering & technical help obtained for CTT. u Additional postdoc for CTT is highest priority

D0 PMG 16-Nov Triggers Summary  L1cal u ADF v.2 layout finished – 10 boards to be produced u continued progress in BLS cable transition u TABs and GABs cleared for production in PRR  L1caltrack u production MTCxx heading for assembly u production UFB heading for fabrication  L1CTT u Ongoing tests of DFEA/M, Crate Controller, and backplanes – all look good so far u complete parallel chain installed in CH during shutdwon  L2 u new candidate SBC being evaluated for L2beta u STT PRR completed, decision about production soon  Simulation u Cal EM algorithm being finalized, coded u More extensive combined simulations with real data

D0 PMG 16-Nov Backups

D0 PMG 16-Nov Management structure WBS 1.2: Trigger Upgrade P. Padley (Rice), D. Wood (Northeastern) WBS 1.2.1: Level 1 Calorimeter M.Abolins(MSU), H.Evans(Columbia) WBS 1.2.2: Level 1 Cal-track match K. Johns (Arizona) WBS 1.2.3: Level 1 Tracking M. Narain (Boston), Don Lincoln (FNAL) WBS 1.2.4: Level 2 Beta upgrade R. Hirosky (Virginia) WBS 1.2.5: Level 2 STT upgrade U. Heintz (Boston) WBS 1.2.6: Trigger Simulation M. Hildreth (ND), E. Barberis (NEU) WBS 1.2.7: AFE upgrade (Pending) A. Bross (FNAL) Project is largely university based

D0 PMG 16-Nov Upgrade L1 Cal: Major features  Calorimeter trigger upgrade u sharpens turn-on trigger thresholds u more topological cuts  Largest subproject in the trigger upgrade  Will require removing the existing Cal trigger

D0 PMG 16-Nov L1 CalTrack: Major features  Exploit new L1Cal trigger  Improve Run IIa  matching granularity x8  Needed in triggers for Higgs searches  electrons in WH and H  W * W modes  taus in H   and H +   Fake EM rejection is improved by ~x2  Fake  rejection is improved by ~x10  Very modest upgrade modeled on existing Mu-Track match system u Very few changes with respect to Mu-Track