ZTF Interconnecting Scheme Stephen Kaye 2014-02-13.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

ZTF Cabling for Archon Controller Stephen Kaye
TM Revision 0.2 Hilmi Ortadeveci Custom Engineering January 31, 2000 MTD Project.
Corner Raft Conceptual Design Corner Raft Conceptual Design Kirk Arndt, Ian Shipsey Purdue University LSST Camera Workshop SLAC Sept , 2008.
M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.
ZTF Team Meeting Cosmetics are good: typically 1 bad column/CCD Height profile is excellent: P-V = 17 µm +- 4 µm Noise very consistent 
DPNC Daniel La Marra Activities in 2013 for the Electronics Group « GrElec »
1 Comparison of MIRAC-4 array with Cornell test array, both warm ver 3 Bill Hoffmann November 10, 2009 Test configuration Array: MIRAC-4 array or Cornell.
ESODAC Study for a new ESO Detector Array Controller.
PACS IIDR 01/02 Mar 2001 FPU Harness and Distribution Board1 D. Kampf KAYSER-THREDE.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Interconnection and Packaging in IBM Blue Gene/L Yi Zhu Feb 12, 2007.
PXL Electronics Status update for HFT TC meeting on May 11, 2010 at LBNL 1HFT TC 05/11/ LG.
2-D Shapes What is a 2D Shape and how do we define it?
DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,
SPP FIELDS V5 Antenna Mechanical Peer Review David Glaser, Paul Turin, Jeremy McCauley, John Bonnell, Dennis Seitz SSL UCB 7/17/13.
ZTF Interconnecting Scheme Stephen Kaye
Pot 32x16 channels = 512 Readout a pair of rows on one end and the next pair on the other. Connect the fibers to “SiPM cassettes” in 2 row by 16 channel.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
Receive processed un-thinned wafers from E2V. Processed for bump bonding (dice, bump and attach read out chip)
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
Single Board Controller Comments Roger Smith Caltech
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
— Test board for CBM01B2 baby detectors — Anton Lymanets & Johann Heuser CBM collaboration meeting GSI, 27 February 2008 Microstrip detector testing at.
1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
The Inclusive (Measurement ) FVTX aka iFVTX sponsored by LANL-DR in FY ‘06-08 FPIX Chip Module/Hybrid Testcard Pixel Plane Assembly/Integration.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Givi Sekhniaidze1 CERN, 25 March Givi Sekhniaidze2 The angles for the chambers are: LM1 – ° LM2 – 7.224° SM1 – ° SM2 – ° Do we.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
LHC CMS Detector Upgrade Project FPIX Cooling Update Stefan Grünendahl, Fermilab For the FPIX Mechanical Group, 29 January 2015 Stefan Grünendahl,
DCS meeting27.Sep.2002 Serguei Zelepoukine (IHEP, Protvino) Contents: 1. Front-end electronics: problems & solutions. 2. DCS cabling outside the ECAL detector.
STGC Front end boards sTGC Front end boards NSW Electronics workshop November 2013 L. Levinson Weizmann Institute NSW Electronics workshop, November 20131L.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
System Bus.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
Oct/07/2010Pixel PP0 opto replacement issues1 1 1 PP0 Opto Replacement Issues Philippe Grenier, Martin Kocian, Dave Nelson, Marco Oriunno, Su Dong, Charlie.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
Single Board Controller Comments Roger Smith Caltech
Differential Signal Path for 64 ch ZTF Mosaic Roger Smith and Stephen Kaye California Institute of Technology.
Report on dummy detector Equipped with Heater & sensors NA62 GigaTracker Working Group Meeting May 24 th 2011.
LSST Camera Electronics Overview September 16, 2008 R. Van Berg for the LSST Electronics Team.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
1 PST Heater Panel Design The PST heater panels are internally redundant resistive circuits printed onto a Kapton sheet with an aluminum backing. They.
Dan Cheng, Xiaorong Wang 12/15/2015 MQXFA Connectors Discussion Part II.
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
Date of download: 6/2/2016 Copyright © 2016 SPIE. All rights reserved. View of the XMM-Newton spacecraft subsystems, with external shrouds and structure.
HE NgCCM integration issues Ianos Schmidt, August 26, 2015.
ORDERING INFORMATION PART NUMBER DESCRIPTION OPTICAL PWR BUDGET MAX DISTANCE (Option) 8dB 10Km SINGLE-MODE 9/125um PRODUCT SPECIFICATION EL – HD2202 TX.
Baby MIND Module Cabling Options 27 th January 2016 F. Cadoux, Y. Favre, L. Nicola, E. Noah.
ZTF Grounding or Yes, there are two paths you can go by
Calorimeter Mu2e Development electronics Front-end Review
Task T - CMS at LHC Global Calorimeter Trigger
HPS Motherboard Electronic Design
Chamber Design and Integration RE3/1 and RE4/1
ZTF CCD and Controller Performance
Electronics for the E-CAL physics prototype
SCT/Pixel Draft Rack Layout rcj
FEE Electronics progress
Documentation Standards
I/O BUSES.
Differential Signal Path for 64 ch ZTF Mosaic
Gattini Detector Installation
THERMAL CONTROL SYSTEM
Presentation transcript:

ZTF Interconnecting Scheme Stephen Kaye

Glenair 7580 – 100 pin TH, 2 CCDs Clock and Bias Signals Preamp Power 55.12mm x 11.94mm max ERF8-049 – 32 pairs SM, 4 CCDs 16 Video Signal Pairs, 4 Black Level Clamp Pairs, 2 Guider/Focus Video Pairs, 64.87mm x 7.42mm Glenair 7580 – 37 pin TH, 1 CCD Guider/Focus Clock and Bias 37.72mm x 7.87mm Linear dimension of four 100 pins and one 37 pin connector is mm with no spacing New Connector Configuration Dec. 4, 2013 Can we remove these unused overhangs? Glenair 7580 – 31 pin TH Auxiliary Signals Temperature and Heater

Slot layout Clock and Bias GMR pins Video ERF Card slot width TBD: Each card will have two Metral LF connectors There is one science clock/bias connector for two cards GMR pin There are two guider/focus clock/bias connectors for one card GMR pin There is one twinax connector for five cards ERF Single Board Controller Guider Clock and Bias GMR pins

Full Rack This 5 card unit will be repeated for a full rack for a total of 10 slots There will be two full racks for the ZTF system The two racks will be mounted on either side of the telescope Detector Spider Electronics Racks Telescope Body Hatch