DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory.

Slides:

Advertisements

Similar presentations

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.

Advertisements

On-Chip Processing for the Wave Union TDC Implemented in FPGA

Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.

11/10/98Online Meeting Julia Velkovska Running and Monitoring the PHENIX Drift Chamber Julia Velkovska and Tom Hemmick.

Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.

VLV T – Workshop 2003 C. A. Nicolau – VLV T - Amsterdam 5-8 October 2003 A 200-MHz FPGA based PMT acquisition electronics for NEMO experiment Read Out.

RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-

IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

Jianchun (JC) Wang, 08/21/99 RICH Electronics and DAQ Chip Carrier Short Cable Transition Board Long Cable Data Board Crate J.C.Wang Syracuse University.

SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.

What is Router? Router is a device which makes communication between two or more networks present in different geographical locations. Routers are data.

DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.

Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003.

9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.

Review, May 5, 2004Lawrence Berkeley National Laboratory DOM MB Hardware CDR and PRR, May 5, 2004 Gerald Przybylski Lawrence Berkeley National Laboratory.

Objectives How Microcontroller works

Lecce - 23 Sep The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti M. Grassi.

DOM Input Issues: PMT Output, ATWD input, and Trigger Comparator Design Criteria ICENOTE105 DOM input issues Gerald Przybylski Lawrence Berkeley National.

DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.

1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.

Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

U.B. Presentation October Bernard COURTY L.P.C.C. College de France - Paris.

IceCube DAQ Mtg. 10,28-30 IceCube DAQ: “DOM MB to Event Builder”

Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.

DC12 Commissioning Status GOALS: establish operating conditions, determine initial calibration parameters and measure operating characteristics for the.

Mark Raymond /12/051 Trip-t & TFB Trip-t schematics signals and registers operation SiPM connection TFB block diagram functionality.

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

1 Online Calibration of Calorimeter Mrinmoy Bhattacharjee SUNY, Stony Brook Thanks to: D. Schamberger, L. Groer, U. Bassler, B. Olivier, M. Thioye Institutions:

TRIO-CINEMA 1 UCB, 2/08/2010 Instrument Interface Board Dorothy Gordon CINEMA - EE Team Space Sciences Laboratory University of California, Berkeley.

PMT Output, ATWD input, and Trigger Comparator Input Issues IceCube Note _105 Gerald Przybylski Lawerence Berkeley National Laboratory August 22, 2002.

A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.

DOM MB Status October 14, 2003 Gerald Przybylski Lawerence Berkeley National Laboratory GTPrzybylski 20/14/03 LBNL.

Atmel Atmega128 Overview ALU Particulars RISC Architecture 133, Mostly single cycle instructions 2 Address instructions (opcode, Rs, Rd, offset) 32x8 Register.

Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.

ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.

UW Engineering DOM Studies Kael Hanson University of Wisconsin – Madison LBNL DOM Workshop 23 July 2003.

Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.

DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory.

Azriel Goldschmidt AMANDA/IceCube Collaboration Meeting Laguna Beach, CA March 2003 String-18 Progress and Plans.

IST 228\Ch7: Managing Cisco...1 Router Components: ROM Read-only memory (ROM) Stores: –the bootstrap program, also called the ROM Monitor, that initializes.

5 June 2002DOM Main Board Engineering Requirements Review 1 DOM Main Board Software Engineering Requirements Review June 5, 2002 LBNL Chuck McParland.

Feature Extractor Dima Chirkin, LBNL The future is here.

DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory.

GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.

DOM MB Test Results at LBNL Main Board Readiness Status Review LBNL, July 2003 Azriel Goldschmidt.

FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.

5 June 2002DOM Main Board Engineering Requirements Review 1 DOM Main Board Hardware Engineering Requirements Review June 5, 2002 LBNL David Nygren.

Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,

GLAST Large Area Telescope LAT Flight Software System Checkout TRR Test Environment Sergio Maldonado FSW Test Team Lead Stanford Linear Accelerator Center.

DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt.

Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.

May 10-14, 2010CALOR2010, Beijing, China 1 Readout electronics of the ALICE photon spectrometer Zhongbao Yin *, Lijiao Liu, Hans Muller, Dieter Rohrich,

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

Feb C.Smith UVA EC energy calibration – g13 pass0 For pass0 data were cooked with CALDB calibration constants reset to nominal 10 channels / MeV.

Multi-step Runs – an L1Calo Perspective

Status of the ECL DAQ subsystems

Test Boards Design for LTDB

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

ECAL Front-end development

Jean-Sebastien Graulich, Geneva

Refer to Chapter 5 in the reference book

AVR Hardware Connections and Flash Loading

Introduction to Microprocessors and Microcontrollers

Front-end electronic system for large area photomultipliers readout

BESIII EMC electronics

Read Out and Data Transmission Working Group

FEE Electronics progress

Managing Cisco IOS Software

Presentation transcript:

DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory

Subsystems  Power supplies  Communications front end  DACs for ATWD config, etc.  ADCs for Pressure and power monitoring  Temperature monitor (digital)  PMT Front End  Test Pulser  PMT HV ADC, DAC, and enable control  Local Coincidence  Serial number readout; Differentiation; Defaults

Basic Test Power supply shorts - to each other - to ground. Power supply voltages - test points provided 100V DC-DC Converter Input current Derived power supply currents

Configure for Testing Load PLD via JTAG Load CPU via JTAG Load Configuration Memory via JTAG - Boot file and basic FPGA configuration file - Basic System Test Program(s) - Software tools for hardware testing Load Flash via JTAG - Default Settings for DACs etc. - Identity (Given Name, Production Lot, etc.) - Test Application - Default FPGA Configuration File Talk to CPU via RS-232, and run subsystem tests

Basic System Test (Programs) Memory Test FPGA Download DAC Load ADC Readout (housekeeping) Local Coincidence Loop-back test Pulse and read FADC Pulse and read ATWD

Line Tests Receive data over twisted pair Transmit data over twisted pair Time-stamp and Digitize Leading Edge

Test Resources & Troubleshooting Tools Poke single FPGA or PLD register Peak single FPGA or PLD register Vector read of single FPGA address Vector read of range of FPGA addresses Wait for event (e.g. bit set/clear or interrupt) Set DAC, and PMT HV Read ADC, PMT HV, and Temperature

Additional Tools Store FPGA configuration(s) to flash file Load any FPGA configuration from flash Forth interpreter

Commissioning Tools Inquire the System Serial Number Assign A or B type (differentiation) Assign Given Name Assign Start-up Defaults Flash File System Management tools Inquire configuration Execute Self Test Application

Higher Level Tests (1) ATWD Pedestal Pattern ATWD Span Calibration (gain) ATWD A and B Cross Calibration Synchronous Peak-to-Valley Ratio PMT Transit Time and Transit Time Spread Discriminator Threshold Sweep

Higher Level Tests (2) RAP Cable Length Measurement Crystal oscillator drift & fluctuations The devil is in the details…