Lab5-1 Outline –Design a special-type synchronous sequential circuit using a counter –Schematic entry Lab 5: Counter Applications.

Slides:



Advertisements
Similar presentations
10/2/0810/2/2008ECE 561 -ECE Lecture 51 State Machine Implementation 10/2/20081ECE Lecture 5.
Advertisements

Sequential Circuits Storage elements
State-machine structure (Mealy)
Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 8: Sequential Design Spring 2009 W. Rhett.
Digital Logic Circuit Analysis & Design 王 军 王 军 王晓东.
Sequential Logic Design
Sequential Logic Design
1 COMP541 State Machines Montek Singh Feb 6, 2007.
ECE 301 – Digital Electronics
Registers and Counters
Chapter 9 Counters.
CHAPTER 3 Counters.  One of the common requirement in digital circuits/system is counting, both direction (forward and backward)  Digital clocks and.
Registers and Counters
Chapter 1_4 Part II Counters
1 EENG 2710 Project Synchronous Counters. 2 Counters Counter: A Sequential Circuit that counts pulses. Used for Event Counting, Frequency Division, Timing,
Chapter 12 Digital Logic Circuit Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Sequential Circuit - Counter -
Mid3 Revision Prof. Sin-Min Lee. 2 Counters 3 Figure 9--1 A 2-bit asynchronous binary counter. Asynchronous Counter Operation.
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
CHAPTER 12 REGISTERS AND COUNTERS
Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.
Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.
Circuit, State Diagram, State Table
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
ECE 2372 Modern Digital System Design
Registers CPE 49 RMUTI KOTAT.
Counters Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The Islamic University.
Counter Classification Count modulus (MOD) – total number of states in the counter sequence Counter triggering technique – positive edge or negative edge.
BZUPAGES.COM1 Chapter 9 Counters. BZUPAGES.COM2 BzuPages.COM Please share your assignments/lectures & Presentation Slides on bzupages which can help your.
Digital Logic Design Lecture # 21 University of Tehran.
Digital
Assignment 8 solutions 1) Design and draw combinational logic to perform multiplication of two 2-bit numbers (i.e. each 0 to 3) producing a 4-bit result.
Anurag Dwivedi. Basic Block - Gates Gates -> Flip Flops.
Digital Logic Design.
Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.
Basic terminology associated with counters Technician Series
Verilog hdl – II.
Unit 1 – Counters and Registers Mr. Grimming. Introduction FFs and logic gates are combined to form various counters and registers. Unit Goals Goals:
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Fall 2000 Chapter 5 – Part 2 Tom Kaminski & Charles.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 7 – Part 2.
Synchronous Counter Design
State Machines (Closed Loop / Moore) Synch 2.1  Paul R. Godin Updated: January 2008.
Lecture No. 29 Sequential Logic.
FIGURES FOR CHAPTER 16 SEQUENTIAL CIRCUIT DESIGN
CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure
1 CHAPTER 12 REGISTERS AND COUNTERS This chapter in the book includes: Objectives Study Guide 12.1Registers and Register Transfers 12.2Shift Registers.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
CHAPTER 16 SEQUENTIAL CIRCUIT DESIGN
EKT 124 / 3 DIGITAL ELEKTRONIC 1
EKT 221 – Counters.
EKT 221 : Digital 2 COUNTERS.
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Sequential Circuit - Counter -
29-Nov-18 Counters Chapter 5 (Sections ).
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
Analog-to-Digital Converters
Instructor: Alexander Stoytchev
EET107/3 DIGITAL ELECTRONICS 1
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Instructor: Alexander Stoytchev
Lecture No. 32 Sequential Logic.
DESIGN OF SEQUENTIAL CIRCUITS
Sequential Design Example
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
Chapter5: Synchronous Sequential Logic – Part 4
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Outline Registers Counters 5/11/2019.
Chapter5: Synchronous Sequential Logic – Part 3
Presentation transcript:

lab5-1 Outline –Design a special-type synchronous sequential circuit using a counter –Schematic entry Lab 5: Counter Applications

lab5-2 Synchronous Binary Counter –A 3-stage synchronous binary counter CKQCQC QBQB QAQA MSBLSB JAJA KAKA QAQA JAJA KAKA QBQB JAJA KAKA QCQC 1 CK Output LSB Output MSB

lab5-3

lab5-4

lab5-5

lab5-6

lab5-7

lab X=0,1 X=1 X=0 X=1 X=0 A more general case has a main loop S0S0 101 X=1 X=0 S1S1 S2S2 S3S3 S4S4 S5S5 S6S6

lab5-9 Design procedure: a. Use a “straight binary state assignment” for the states in the main loop. b. Use the “clear” input when transitions to state 0 are required. c. Activate the “counting function” when transitions between successive states in the main loop are required. d. Use the “load” input when transitions out of the normal counting sequence (except transitions to state 0) are required.

lab5-10 Derivation of Counter Inputs X C B AC+B+A+C+B+A x x x CLEAR LOAD D C D B D A PT x x x 1 1 x x x 1 0 x x x x x x 1 1 x x x x 0 x x x x x x x x 1 1 x x x 1 0 x x x x x x x x 0 1

lab5-11 Karnaugh maps x x BA XC Clear =A+B’+XC’ x x 1 10 x x x 1 BA XC Load =A+X+B’C’ x x x x 1 10 x x x 1 BA XC PT = X+C’ x x x x 01 x 0 x x 11 1 x x x 10 x x x x BA XC x x x x 01 x 1 x x 11 1 x x x 10 x x x x BA XC x x x x 01 x 1 x x 11 0 x x x 10 x x x x BA XC D C = BD B = 1D A = C

lab5-12 Realization D C B A D D D C D B D A CLOCK 74S163 PTPT B 1 C X’ + A’ B C X’ + A BCBC Clear Load

lab5-13 Lab Assignment –Design a synchronous counter one input x and one 3-bits state z using a counter designed in Xilinx and extra logic gates the state diagram

lab5-14 (i) Complete the hardware design of this synchronous sequential circuit using a counter, and logic gates. (ii) Draw the logic circuit diagram using schematic editor (iii) Synthesize and simulate the circuits (iv) Implement the circuits using the FPGA demo-board

lab5-15 Parts –The Parts required in this experiment are listed below: cd4rle: synchronous 4-bit binary counter with synchronous clear and load (designed in Xilinx) Cpt_di: a combinational circuit Clk1Hz: a clock with 1 Hz frequency. Seven_segment : a module control the seven_segment displayer input requirement : –A countdown and countup counter, depend on the input –When clock is arrive, add or subtract counter value –The top module must implemented in schematic design, cannot use verilog code