Thermodynamics in Chip Processing

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Lecture 0: Introduction
Wally Dream Job.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
Semiconductors What Is A Semiconductor? A semiconductor is a substance that has a lower conductivity than a metal and a higher conductivity than a non-metal.
Silicon Laser Shyam Sabanathan Chenjing Li Thannirmalai.
Week 10a – Introduction to Semiconductors and Diodes
Introduction to CMOS VLSI Design Lecture 0: Introduction
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
P and n type semiconductors. Semiconductors Semiconductors are also referred to as metalloids. Metalloids occur at the division between metals and non-metals.
Introduction to CMOS VLSI Design Lecture 0: Introduction
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
The Deposition Process
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
Theory and Fabrication of Integrated Circuits Lecture. No. 04 Prof. Dr. Wajiha Shah.
Lecture 10.0 Photoresists/Coating/Lithography. Semiconductor Fab Land$0.05 Billion Building$0.15 Billion Tools & Equipment $1 Billion Air/Gas Handling.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Micron Technology Building Memory Chips Rob Miller Test Engineer.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Lecture 2.0 Thermodynamics in Chip Processing Terry Ring.
Material Science and Technology 2
VLSI Design Lecture 2: Basic Fabrication Steps and Layout Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Harris’s.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
Electronics 1 Lecture 2 Ahsan Khawaja Lecturer Room 102 Department of Electrical Engineering.
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Taklimat UniMAP Universiti Malaysia Perlis WAFER FABRICATION Hasnizah Aris, 2008 Lecture 2 Semiconductor Basic.
Chapter 4 Overview of Wafer Fabrication
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
Feb 2007Stith1 Semiconductors Material, Components, and Manufacture Joseph Stith February 2007.
Fundamental concepts of integrated-circuit technology M. Rudan University of Bologna.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Top Down Manufacturing
NanoFab Trainer Nick Reeder June 28, 2012.
ELECTRONIC PROPERTIES OF MATTER - Semi-conductors and the p-n junction -
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Conductors – many electrons free to move
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
“SEMICONDUCTORS”.
EE105 - Spring 2007 Microelectronic Devices and Circuits
CMOS VLSI Design Introduction
CMOS VLSI Fabrication.
CMOS FABRICATION.
2007/11/20 Paul C.-P. Chao Optoelectronic System and Control Lab., EE, NCTU P1 Copyright 2015 by Paul Chao, NCTU VLSI Lecture 0: Introduction Paul C.–P.
PHYSICAL ELECTRONICS ECX 5239 PRESENTATION 01 PRESENTATION 01 Name : A.T.U.N Senevirathna. Reg, No : Center : Kandy.
1. Introduction. Diseño de Circuitos Digitales para Comunicaciones Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Prof. Jang-Ung Park (박장웅)
Manufacturing Process I
Building Memory Chips Rob Miller Test Engineer
Manufacturing Process I
Photoresists/Coating/Lithography
Manufacturing Process I
Epitaxial Deposition
Presentation transcript:

Thermodynamics in Chip Processing Terry Ring

Silicon Wafers

Chip Feature Scaling

Moore’s Law please see http://developer.intel.com/update/archive/issue2/focus.htm

What is a semiconductor? Metal Insulator Ceramic (oxides) Semiconductor Diamond Silicon Germanium Gallium Arsenide Host of others

Intrinsic Silicon Silicon has four valence electrons. When a group of Silicon atoms bond together to produce a pure lattice structure, the material is referred to as Intrinsic Silicon.

Silicon Doping This pure silicon configuration (intrinsic silicon) is a poor conductor because none of its electrons are available to serve as carriers of electric charge. The fabrication of integrated circuits requires that the substrate (the wafer surface) be somewhat conductive. This process is known as doping. Boron (B), Phosphorus (P), and Arsenic (As) are the most common dopant atoms used in the industry.

Dopant Chemistry By looking at the Periodic Table, we can determine the number of electrons that Boron and Phosphorus have in their outer orbit.

N-Type P Si Si Si Si Si P Si Si Si

P-Type Si Si Si B Si Si B Si Si Si

Anatomy of a Memory Chip One Die or Chip

Building Blocks of the DRAM memory cell

READ +

WRITE -_

Basic DRAM memory cell - 1T Transistor Capacitor

DRAM memory Array

MOSFET-Gate, Source, Drain Metal-Oxide-Semiconductor-Field-Effect-Transistors A MOSFET is composed of three main components; a gate, a source, and a drain. The gate is a physical structure built on the wafer surface to control the opening and closing of a source-to-drain channel. To create this structure, a metal and oxide layer are formed on a semiconductor surface (MOS). The source and drain regions are just highly doped, shallow pockets in the wafer surface next to the gate.

The Transistor(continued) Doing the dishes requires that we access a Source (or reservoir) of water. Channel (or pipe) connects the reservoir to the sink. Don’t want a continuous flow of water to our drain (or sink). . . Need a gate (or valve) to block the water flow.

Next Step Deposit Metal

Wafer with Photoresist Lithography Light Source Light passes thru die mask Light imaged on wafer Stepper to new die location Re-image Mask Reduction Lens Wafer with Photoresist

MS&E vs ChE How is a Materials Science and Engineering Education Different from Chemical Engineering Education? Focus on Solids Processing What Crystal Structure Higher Purity Materials Impurities Control Properties Semiconductors Grain Boundaries Where atoms are in structure determines properties

Where Thermodynamics Comes into Chip Processing Evaporation Rate during Spin Coating Evaporation Rate during Photoresist Drying Metal Physical Deposition Chemical Vapor Deposition Feed of TEOS Rxn of TEOS Etching - SiF4 vapor pressure CMP Solution Equilibria Dissolution/Precipitation

Wafer with Photoresist Lithography Light Source Light passes thru die mask Light imaged on wafer Stepper to new die location Re-image Mask Reduction Lens Wafer with Photoresist

PhotoLythography PhotoResist UV light =193 nm 80 nm Line

Photoresist -Sales $1.2 billion/yr. in 2001 Resins phenol-formaldehyde, I-line Solvents Photosensitive compounds Polymethylmethacrylate or poly acrylic acid = 638 nm RED LIGHT diazonaphthoquinone Hg lamp, = 365 nm, I-line o-nitrobenzyl esters – acid generators Deep UV, = 248 nm, KrF laser Cycloolefin-maleic anhydride copolymer Poly hydroxystyrene =193 nm gives lines 100 nm = 157 nm F laser Additives

Photoresist Spin Coat wafer Dry solvent out of film Expose to Light Develop Quench development Dissolve resist (+) or developed resist (-)

Spin Coating Cylindrical Coordinates Navier-Stokes Continuity

Newtonian Fluid- non-evaporating If hois a constant film is uniform For thin films, h  -1 t-1/2

Evaporation Model - Heuristic Model CN non-volatile, CV volatile e = evaporation rate of volatile component ei = kMA(Psolvent-I - 0) q = flow rate

Evaporation Rate What is Psolvent-i in a mixture? Other solvents and non-volatile components fil = fiv equilibrium condition fiv =yiP fil = γ i xi Pisat ln γ i =GiE/(RT)

Vapor Pressure of 2 solvent mix P =Σ γ i xi Pisat = γ 1 x1 P1sat + γ 2 x2 P2sat y1 =P1/P= γ 1 x1 P1sat /(γ 1 x1 P1sat + γ 2 x2 P2sat ) Pisat obtained from Normal Boiling Point & Heat of vaporization (Claperon Equation) Eqs 12.10 a Margules equation, GE/(x1x2RT)=A21X1+A12X2

See MathCad Example Vapor Pressure of Solvent Mix.mcd Binary Solvent Mixture Ternary mixture of Solvent plus Non-volatile Resin

Next Step Dissolve Edge of Photoresist So that no sticking of wafer to surfaces takes place Wafers are stored in a rack on edge So that no dust or debris attaches to wafers Wafer with Photoresist

How would you set up this problem? fil = fis equilibrium condition fis = γsi zi fsi fil = γli xi fli same a previous example of solvent mix ln γl i =GiE/(RT) same a previous example of solvent mix γli xi fli = zi γsi fsi γli xi = zi γsi Ψi Chapter 14 Ψi = exp{(ΔHisl/R)[(1/Tm) - (1/T)]} Chapter 14 ΔHisl =Heat of fusion, Tm melting temperature zi γsi=1 for ideal solid (misicible) zi= mole fraction of mix in solid

Break Second lecture is next What did we learn Calculate the partial pressure Used to calculate the evaporation rate of a component of a solvent mixture Calculate the solubility of a solid in a solvent mixture

Lecture 2 Metal Deposition on the wafer Wires to connect the transistors and capacitors To each other To outside world 2 Mb memory chip has > 1 km of wire 8 layers of wiring on top

Deposition Methods Growth of an oxidation layer Spin on Layer Chemical Vapor Deposition (CVD) Heat = decomposition T of gasses Plasma enhanced CVD (lower T process) Physical Deposition Vapor Deposition Sputtering

Physical Vapor Deposition Evaporation from Crystal (metal) Deposition on Wall

Physical Deposition Reactor Wafers in Carriage (Quartz) Carrier Gasses enter Pumped out via vacuum system Furnace Metal evaporated Sublimation No liquid phase Furnace Vacuum Chamber at lower Temp s l v P V

Deposition Rate Ratei = Km A {Pi(TF) - Pi(TC)} What is the sublimation partial pressure of metal as a function of temperature? fiv = fis equilibrium condition fis = γsi zi fsi= γsi zi Pisat exp[VMi(P - Pisat)/(RT)] Poynting Factor fiv =yiP

Metal Saturation Pressure Sublimation Vapor Pressure Claperon Equation ΔHS is the heat of sublimation ΔHS = ΔHF + ΔHV solid to liquid then liquid to vapor

MathCad File Sublimation Vapor Pressure of Alloy.mcd