DYNAMIC ELEMENT MATCHING (DEM) Presented By: Raf Karakiewicz.

Slides:

Advertisements

Similar presentations

D. De Venuto,Politecnico di Bari 0 Data Converter.

Advertisements

Jon Guerber, Hariprasath Venkatram, Taehwan Oh, Un-Ku Moon

Analog-to-Digital Converter (ADC) And

Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.

Digital to Analogue Conversion

SIGNAL PROCESSING WITH ANALOG CIRCUIT Chun Lo. Analog circuit design  Main disadvantage: low precision  Due to mismatch in analog circuit components.

Announcements Assignment 8 posted –Due Friday Dec 2 nd. A bit longer than others. Project progress? Dates –Thursday 12/1 review lecture –Tuesday 12/6 project.

5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.

DIGITALLY ASSISTED ANALOG CIRCUITS PRESENTATION By Sohaib Saadat Afridi MS (EE) SEECS NUST 1.

EE5316 CMOS MIXED SIGNAL IC DESIGN – PRESENTATION 1 (SELECTION OF ARCHITECTURE) DIGITAL TO ANALOG CONVERTER - Rushabh Mehta, Manthan Sheth The University.

Quasi-Passive Cyclic DAC Gabor C. Temes School of EECS Oregon State University.

The Design of a Delta Sigma Modulator Presented by: Sameh Assem Ibrahim 24-July-2003.

Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.

DNC, GEC & Non-linear Interpolation DNC, GEC & Non-linear interpolation A Review of ”A Digitally Enhanced 1.8V 15-bit 40-MSample/s CMOS.

Real time DSP Professors: Eng. Julian S. Bruno Eng. Jerónimo F. Atencio Sr. Lucio Martinez.

Digital to Analog (D/A) Converter Discussion D2.2.

TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.

PREDICTIVE SHAPE CODING USING GENERIC POLYGON APPROXIMATION Jong-il Kim and Brain L. Evans Circuits and Systems, ISCAS '98. Proceedings of the 1998.

JF 12/04111 BSC Data Acquisition and Control Data Representation Computers use base 2, instead of base 10: Internally, information is represented by binary.

Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.

Introduction to Analog-to-Digital Converters

Digital to Analog (D/A) Converter Discussion D2.2.

COMP3221: Microprocessors and Embedded Systems Lecture 20: Analog Output Lecturer: Hui Wu Session 2, 2004.

– 1 – Data ConvertersDACProfessor Y. Chiu EECT 7327Fall 2014 DAC Architecture.

The World Leader in High Performance Signal Processing Solutions Audio ADC/DACs Primer David Hossack.

PH4705/ET4305: A/D: Analogue to Digital Conversion

Department of Electrical & Computer Engineering 1 ES585a - Computer Based Power System Protection Course by Dr.T.S.Sidhu - Fall 2005 Class discussion presentation.

Digital-to-Analog & Analog-to- Digital Conversion Anuroop Gaddam.

FE8113 ”High Speed Data Converters”

L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto

By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.

1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.

A 12-bit, 300 MS CMOS DAC for high-speed system applications

FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.

Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.

EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 15-Sept, 1998EE421, Lecture 031 Lecture 3: Quantization l The last major stage of.

Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.

Lecture 15: Digital to Analog Converters Lecturers: Professor John Devlin Mr Robert Ross.

Digital Systems. Digital Design  Digital Design is concerned with the design of digital electronic circuits.  Computers,  data communication equipment,

ICECS 2010 First Order Noise Shaping Time-to-Digital Converter

A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明教授學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;

A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring

FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-

New Power Saving Design Method for CMOS Flash ADC Institute of Computer, Communication and Control, Circuits and Systems, July 2004 IEEE 班級：積體碩一姓名：黃順和.

CHAPTER 19 Data Conversion. Objectives Describe and Analyze: Analog vs. Digital Signals Resolution Digital-to-Analog Conversion Analog-to Digital Conversion.

Digital to Analog Converter (DAC)

Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.

Embedded Systems Design 1 Lecture Set C Interfacing the MCS-51 to: –D/A Converter –A/D Converter.

D/A Converters Dr. Paul Hasler and Dr. Phil Allen.

Basic Op-Amp Circuits Application: D/A Conversion.

Data Converter “Introduction” Hossein Shamsi. Course outlines  Introduction  Motivation  Data Converter Applications  Data Converter Basics (Chapter.

Task 2: Define digital and analogue signals

Lecture Notes / PPT UNIT III

Digital Logic & Design Dr. Waseem Ikram Lecture 45.

Networked Embedded Systems Sachin Katti & Pengyu Zhang EE107 Spring 2016 Lecture 13 Interfacing with the Analog World.

DAC Architectures Chiu's Slides.

Digital to analog converter [DAC]

MECH 373 Instrumentation and Measurements

Introduction to Discrete-Time Control Systems fall

What is a DAC? A digital to analog converter (DAC) converts a digital signal to an analog voltage or current output DAC.

Digital-to-Analog Analog-to-Digital

S-D analog to digital conversion

PCM (Pulse Code Modulation)

Quantization and Encoding

Nonlinearities for current-steering DACs

Oversampling A/D Conversion

More DAC architectures

Lesson 8: Analog Signal Conversion

Analog to Digital Encoding

Chapter 7 Converters.

Presentation transcript:

DYNAMIC ELEMENT MATCHING (DEM) Presented By: Raf Karakiewicz

Presentation Outline With vs. Without DEM Technical Aspects Published Results

DAC (No DEM) ENCODERENCODER SUMSUM + - X[n] 3 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC

DAC (No DEM) ENCODERENCODER SUMSUM + - X[n] 3 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC

DAC (No DEM) ENCODERENCODER SUMSUM + - X[n] 3 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC

Higher Resolution Without DEM  Laser Trimming  Digital calibration  Careful layout With DEM  Flawed-elements taken as they are

DAC (With DEM) ENCODERENCODER SUMSUM + - X[n] 3 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC SCRAMBLERSCRAMBLER DEM Code

DAC (With DEM) ENCODERENCODER SUMSUM + - X[n] 3 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC SCRAMBLERSCRAMBLER DEM Code

DAC (With DEM) ENCODERENCODER SUMSUM + - X[n] 3 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC SCRAMBLERSCRAMBLER DEM Code

DAC (With DEM) ENCODERENCODER SUMSUM + - X[n] 3 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC SCRAMBLERSCRAMBLER DEM Code

Novelty? DEM Algorithms  How many switches? RC ladder (L1, L2, … )  How to switch? Glitches  How many samples per sum? Accuracy

Novelty? DEM Algorithms  How many switches? RC ladder (L1, L2, … )  How to switch? Glitches  How many samples per sum? Accuracy SUMSUM bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC 1-bit DAC SCRAMBLERSCRAMBLER

Novelty? DEM Algorithms  How many switches? RC ladder (L1, L2, … )  How to switch? Glitches  How many samples per sum? Accuracy

Quantization NoiseMismatch Noise Mismatch Noise DEM L2Mismatch Noise DEM L3

Noise Shaping Mismatch Noise First Order DEMMismatch Noise Second Order DEM

What to take away from this presentation?

References [1] A low-complexity dynamic element matching technique for reduced-distortion digital- to-analog conversion Jensen, H.T.; Jensen, J.F.; Circuits and Systems, ISCAS '99. Proceedings of the 1999 IEEE International Symposium on, Volume: 2, 30 May-2 June 1999 [2] A performance analysis of the partial randomization dynamic element matching DAC architecture Jensen, H.T.; Galton, I.; Circuits and Systems, ISCAS '97., Proceedings of 1997 IEEE International Symposium on, Volume: 1, 9-12 June 1997 [3] Dynamic element matching techniques with arbitrary noise shaping function Henderson, R.K.; Nys, O.J.A.P.; Circuits and Systems, ISCAS '96., 'Connecting the World'., 1996 IEEE International Symposium on, Volume: 1, May 1996 [4] Dynamic element matching in D/A converters with restricted scrambling Vesterbacka, M.; Rudberg, M.; Wikner, J.J.; Andersson, N.U.; Electronics, Circuits and Systems, ICECS The 7th IEEE International Conference on, Volume: 1, Dec [5] An analysis of dynamic element matching techniques in sigma-delta modulation Nys, O.J.A.P.; Henderson, R.K.; Circuits and Systems, ISCAS '96., 'Connecting the World'., 1996 IEEE International Symposium on, Volume: 1, May 1996