Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.

Slides:



Advertisements
Similar presentations
1 Designing for DVI General Applications Considerations.
Advertisements

April 28th, 2011Timing Workshop, Chicago Paul Scherrer Institute Limiting factors in Switched Capacitor Arrays Sampling speed, Timing accuracy, Readout.
The L-Network L-networks are used to match the output impedance of one circuit to the input of another. Rsource < Rload, 1< Q < 5 Rsource > Rload, 1
EKT 441 MICROWAVE COMMUNICATIONS
24/05/2010Rui De Oliveira1 Resistive protections for Bulk Micromegas Rui de oliveira, Joerg Wotschack Venetios Polychronakos.
PCB Design for 1 Gbps ECE 4006 Dr Brooke. Overview What signals are being routed? How can you route those signals? How to apply routing to PCB? PCB design.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
Click photo for overview Ph: Fx:
Switching Power Supply Component Selection
® WPD WORKSTATION PRODUCTS DIVISION 1 Page 1 IEEE EPEP2000 Via and Return Path Discontinuity Impact on High Speed Digital Signal Qinglun Chen, Intel WPD.
Nasty Realities EECS 150 – Lab6 Spring 2001 By Steve Fang.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Lecture 24: Interconnect parasitics
Microwave Interference Effects on Device,
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
Done by عماد خليل العجلة علاء خليل العجلة Instructor د. محمد عودة Electromagnetic interference 1.
2.4GHz Single Balanced Mixer Andrew Bacon Jacqueline Griffin John Stone.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
1 High-Speed Digital Test & Measurement Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
1 Complex Gain: Basic amplifier concepts Q: What is a Phasor? A Phasor is an ac voltage or current that maintains the same phase with respect to a standard.
Layout Considerations of Non-Isolated Switching Mode Power Supply
INSULATION TESTER CALIBRATION Using the 3200 Electrical Test Calibrator.
Care Use and Feeding of a MFJ-259B Antenna Analyzer.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Electrical Considerations Eargle, Ch. 8 (partial).
CALICE meeting Prague 2007, Hervé MATHEZ 1 DHCAL PCB STUDY for RPC and MicroMegas (Electronics recent developments for the European DHCAL) William TROMEUR,
PCB Layout Introduction
Page 1 © 2014 X2Y Technology Presentation – May 2014.
FSS Review 18th August Opto-isolator:Opto-isolator: Top 4 frequency bits set by DIP switchTop 4 frequency bits set by DIP switch FPGA controls bits.
10/7/2015© X2Y Attenuators, LLC1. Common Mode Filters Test comparisons, X2Y ® versus CM Chokes and PI Filters 10/7/2015© X2Y Attenuators, LLC2.
1 Instrumentation Development Laboratory KLM Calibration Board overview Schematics layout Parts Cost.
PCB Layout Introduction
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 32: November 28, 2011 Inductive Noise.
University of Kansas 2004 ITTC Summer Lecture Series Network Analyzer Operation John Paden.
Grounding Studies Metal box sensor SVX4/hybrid Analog cable GND(20W)
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 25, 2013 Inductive Noise.
1 Decoupling Capacitors Requirements Intel - Microprocessor power levels in the past have increased exponentially, which has led to increased complexity.
Effective Filtering of Common Mode Radiated Emissions
Single Balanced Mixer Design ECE 6361
Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.
Tests of STO IF Components S. Weinreb April 15, 2009 Two 1-2 GHz IF amplifier plates and one 5 GHz converter plate for the Texas test flight have been.
Grounding.
Cable for UPAMD Steve Sedio Foxconn 8/02/2011. Requirements: Power, 25 milliohms max – AWG selected by worst case resistance and operation at 50C Signal.
Transmission Line Studies Need to understand data transmission at 640 Mbps along bus tape. Analytic formulae FEA calculations from Roy. Network analyser.
Embedded RF Applications/Systems
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Preamplifier R&D at University of Montreal for the drift chamber J.P. Martin, Paul Taras.
MICROPROCESSOR DESIGN1 IR/Inductive Drop Introduction One component of every chip is the network of wires used to distribute power from the input power.
Non Ideal Behavior of Components, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology NIB_2 Course outline.
Macom RF switches radiation-test results
observed instabilities in Rf opamps R. Abbott, 30 July 2010
What they are What they do How to apply
How does a signal go through the cable
How to debug PMP systems A guideline for Application Engineers
Calibration On pixel calibration capacitor; 20fF
20M Antenna.
Storage cell – Psec timing project
Gadget Hub Power (mains) Controller.
First slides: Prof. Stojanovic, MIT Last slides: Prof. Dally, Stanford
MCP Electronics Time resolution, costs
Eric Oberla, Hervé Grabas, JF Genat, Sam Meehan
Eric oberla Herve grabas
Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla
COPING WITH INTERCONNECT
Protecting Your Shack From Lightning (as best you can)
Near Field Probe Configuration
Presentation transcript:

Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1

Present bandwith status Limiting factors: Cables Board Bonding wires Input line Sampling capacitance and switch Getting faster bandwidth - Hervé Grabas2

Cable status Getting faster bandwidth - Hervé Grabas3 Safe to use cables under 30cm of length Plot of the 3dB cutoff frequency of cable function of length

Board status Getting faster bandwidth - Hervé Grabas4 On board measurment with 3Ghz network analyser 2Ghz bandwidth measured with network analyzer

Board + Chip status Getting faster bandwidth - Hervé Grabas5 500Mhz bandwidth measured with network analyzer On board measurment with 3Ghz network analyser

Board bandwith limitation Getting faster bandwidth - Hervé Grabas6 Within the actual Psec3 tester board: 1.The signal goes through the 50Ohms to the chip 2.The signal returns via gnd on the board through all decoupling cap of all channels and the DAC. 3.The signal returns through the line to the connector ! Decoupling cap shown here are on the board!

Board bandwidth fix Getting faster bandwidth - Hervé Grabas7 Future Psec3 tester board: 1.The signal goes through the 50Ohms to the chip 2.The DAC is RF shielded by an inductance 3.The signal returns via the per-channel dedicated return line (no ground)

Chip on board bandwidth issue Getting faster bandwidth - Hervé Grabas8 Psec3 tester board with chip: 1.The signal goes through the 50Ohms to the chip 2.Due to parasitic capacitive ground coupling in the chip the RF signals illuminate the whole chip 3.The signal returns via the less inductive ground pads to the connector.

Chip on board fix Getting faster bandwidth - Hervé Grabas9 Psec3 tester board with chip fixed: 1.The signal goes through the 50Ohms to the chip 2.Losses are minimized by having a single specific return path

Package bandwidth & fix Getting faster bandwidth - Hervé Grabas10 With and without bonding wires

Other bandwidth/losses issues? Getting faster bandwidth - Hervé Grabas11 Line dimension:.8µm×3072µm Line resistance: 146 ohms Line dimension:.8µm×3072µm Line resistance: 146 ohms Input line Return line

Where are we limited in bandwidth summary FactorsDescriptionQuantizationFix The measurement in itself (cables) Total cable size<30Small cables, loss substraction and calibration The boardReturn path grounded 2GhzDedicated return path The bonding wires of package Bandpass filterCutoff freq ~ 1GhzFlip chip The input line of the chip Parasitic capacitance and resistance C ~ 1.5pF R~ 150Ohms Higher metal level Getting faster bandwidth - Hervé Grabas12