GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical.

Slides:



Advertisements
Similar presentations
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
Advertisements

Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
1 DIFFERENTIAL POLARIZATION DELAY LINE Controller FINAL REPORT D0215 Supervisor : Mony Orbach Performed by: Maria Terushkin Guy Ovadia Technion – Israel.
Mid semester Presentation Data Packages Generator & Flow Management Data Packages Generator & Flow Management Data Packages Generator & Flow Management.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
1 Control System Using LabVIEW Performed by: Goldfeld Uri Schwartz David Project instructor: Alkalay Daniel Reuben Amir Technion – Israel Institute of.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Safi Seid-Ahmad Emile.
Performed by: Volokitin Vladimir Tsesis Felix Instructor: Mony Orbah המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
1 Virtual Traffic Signs Controller Performed by: Shahar Wolf Ido Raz Project instructor: Mony Orbach Technion – Israel Institute of Technology Department.
Project Characterization Virtual Traffic Signal Presented by: Ron Herman Ofir Shentzer Technion – Israel Institute Of Technology Electrical Engineering.
Tracking Migratory Birds Around Large Structures Presented by: Arik Brooks and Nicholas Patrick Advisors: Dr. Huggins, Dr. Schertz, and Dr. Stewart Senior.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
DSP Algorithm on System on Chip Performed by : Einat Tevel Supervisor : Isaschar Walter Accompanying engineers : Emilia Burlak, Golan Inbar Technion -
Presenting: Itai Avron Supervisor: Chen Koren Final Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of.
Performed by: Uri Niv Hadas Preminger Instructor: Mony Orbach Cooperated with: Physics Dep. המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Midterm Presentation 24/05/04 Virtual Traffic Signal Presented by: Ron Herman Ofir Shentzer Instructor: Mr. Mony Orbach Technion – Israel Institute Of.
Presenting: Itai Avron Supervisor: Chen Koren Characterization Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Written by: Haim Natan Benny Pano Supervisor:
Coincidence Detector Coincidence Detector Spring Semester 2006 Characterization Presentation Presenting: Roee Bar & Gabi Klein Instructor:Ina Rivkin Technion.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
The Technion Israeli Institute of Technology Intel Inc. A cooperation of:
SNIFFER Board for PCI-Express channel SNIFFER Board for PCI-Express channel Final Presentation Presenting: Roy Messinger Presenting: Roy Messinger.
Final (Part A) Presentation 31/10/04 Virtual Traffic Signal Presented by: Ron Herman Ofir Shentzer Instructor: Mr. Mony Orbach Technion – Israel Institute.
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Written by: Haim Natan Benny Pano Supervisor:
1 Final Presentation Optical Simulation System for Brain Waves Detection & Measurements המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Performed by: Nir Engelberg & Ezequiel Hadid Instructor: Mony Orbach Cooperated with: Electrical Engineering Laboratory המעבדה למערכות ספרתיות מהירות High.
S UB -N YQUIST S AMPLING DSP & S UPPORT C HANGE D ETECTOR M IDTERM PRESENTATION S UB -N YQUIST S AMPLING DSP & S UPPORT C HANGE D ETECTOR M IDTERM PRESENTATION.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.
Sub-Nyquist Sampling DSP & SCD Modules Presented by: Omer Kiselov, Daniel Primor Supervised by: Ina Rivkin, Moshe Mishali Winter 2010High Speed Digital.
INS/GPS Integration Based Navigation using Particle Filter GPS Control System MidTerm presentation Performed by: Yuval Yosef Adi Weissman Supervised by:
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
Student : Andrey Kuyel Supervised by Mony Orbach Spring 2011 Final Presentation High speed digital systems laboratory High-Throughput FFT Technion - Israel.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
Simultaneous Estimations of Ground Target Location and Aircraft Direction Heading via Image Sequence and GPS Carrier-Phase Data Luke K.Wang, Shan-Chih.
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 1 Performed by: Shahar Wolf Ido Raz Instructor: Mony Orbach (Route-Link) הטכניון -
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
Company LOGO Mid semester presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Los Alamos National Lab Streams-C Maya Gokhale, Janette Frigo, Christine Ahrens, Marc Popkin- Paine Los Alamos National Laboratory Janice M. Stone Stone.
Performed by: Yaron Recher & Shai Maylat Supervisor: Mr. Rolf Hilgendorf המעבדה למערכות ספרתיות מהירות הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל.
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
Final Presentation Annual project (Part A) Winter semesterתשע"ב (2011/12) Students: Dan Hofshi, Shai Shachrur Supervisor: Mony Orbach INS/GPS navigation.
Performed by: Amir Shmul, Or Yochanan Instructor: Mony Orbach, Erez Tsidon המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
High Speed Digital Systems Lab. Agenda  High Level Architecture.  Part A.  DSP Overview. Matrix Inverse. SCD  Verification Methods. Verification Methods.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Principles of Radar Target Tracking The Kalman Filter: Mathematical Radar Analysis.
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.
Sub-Nyquist Reconstruction Characterization Presentation Winter 2010/2011 By: Yousef Badran Supervisors: Asaf Elron Ina Rivkin Technion Israel Institute.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Company LOGO Project Characterization Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Portable Heart Attack Detector (PHAD) Final Presentation
1 Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Instructor: Evgeny Fiksman Students: Meir.
Performed by: Alexander Pavlov David Domb Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
The Department of Engineering Science The University of Auckland Welcome to ENGGEN 131 Engineering Computation and Software Development Lecture 2 Debugging,
1 Virtual Traffic Signs Controller - Characterization Presentation - Performed by: Shahar Wolf Ido Raz Project instructor: Mony Orbach Technion – Israel.
Performed by:Liran Sperling Gal Braun Instructor: Evgeny Fiksman המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
GPS-INS RESAMPLING VERIFICATION Final Presentation Annual project (Part B) Winter semesterתש"ע ((2009 Students: Oren Hyatt, Alex Dutov Supervisor: Mony.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Characterization presentation High Speed Digital Systems.
Jason O. Trinidad-Pérez Department of Electrical and Computer Engineering Inter American University of Puerto Rico Mentors: Yuriy Pischalnikov and Warren.
1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.
Presentation transcript:

GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical Engineering Department Technion – Israel Institute of Technology

GPS Computer Program 2 Objectives Implementing the RPF algorithm in software – C language Serving as reference for implementing the algorithm in hardware Checking if the simulation can run with the given accuracy of the components according to the hardware constraints. If so, check if the results are correct

GPS Computer Program 3 Programming model Initialization Main Loop Results Log File

GPS Computer Program 4 Programming model – Main Loop Phase 2 (every 10 mSec) Phase 3-5 (every 1 sec) Phase 6-9 N Effective > N Threshold NOYES

GPS Computer Program 5 Programming model – Results Revaluated Vector (every 1 sec) True State Vector Comparison (every 1 sec)

GPS Computer Program 6 Programming model – Log File Number of Times Passing Phase 5 Start / Finish Time Total Running Time

GPS Computer Program 7 Programming model - Initialization Initialize the filter by assigning the initial values of 18 components for 30K particles Location in polar coordinates: Velocity in three directions: North, East and Vertical Four components of quaternion Acceleration offsets in three delegates Gyroscope sweeps in three delegates GPS receiver clock deviation

GPS Computer Program 8 Programming model – Main Loop Perform phases 2–9 of the RPF algorithm Every 10 mSec perform the propagation phase, not including the GPS clock deviation propagation Every 1 Sec perform the rest of the phases including the GPS clock deviation propagation If the effective number of particles is greater than the threshold number – 500, go back to phase 2, else, continue to phase 6

GPS Computer Program 9 Programming model – Results The simulation output. Every 1 Sec the revaluated vector components are written to an output file Comparison of the results with the true state vector which represents the body targets

GPS Computer Program 10 Data Structures Particles – P_Arr, an array of 30K elements. Each element is a particle structure which contains the components that represent the particles array - Zeta_Arr, a service particles array. Used in phases 6, 7, 8 Service particles array – Tmp_Zeta_Arr. Used in phase 7

GPS Computer Program 11 Data Structures Satellites data – Sat_Arr, an array which represents active satellites Each element contains 3 components for satellite location in 3 cartesian delegates, the distance from the measured body and the calculated distance Revaluated vector – Rev_Vector, represents the revaluated vector which is used in phases 4, 6

GPS Computer Program 12 Main Loop Implementation

GPS Computer Program 13 C Compared to Matlab Results Every 1 Sec the simulation prints out the revaluated vector Following are graphs which compare the results between C and Matlab simulations

GPS Computer Program 14 C Compared to Matlab Results Location

GPS Computer Program 15 C Compared to Matlab Results Location

GPS Computer Program 16 C Compared to Matlab Results Location

GPS Computer Program 17 C Compared to True State Results Every 1 Sec the simulation calculates a vector which should be compatible to the true state vector The true state vector represents the body targets Following are graphs which compare the C vector and the true state vector

GPS Computer Program 18 C Compared to True State Results Location error

GPS Computer Program 19 C Compared to True State Results Location error

GPS Computer Program 20 C Compared to True State Results Location error

GPS Computer Program 21 Summary and conclusions The C simulation results are very similar to the Matlab simulation results The C results are very close to the true state targets of the body. The differences between them are few meters The C simulation runtime is 31 minutes on 2.99 GHz, 3.23 GB of RAM, 2 core PC By changing the order of phases 4 and 5, the simulation runtime reduced in about 2% and gave exactly the same results

GPS Computer Program 22 Summary and conclusions The effective number of particles is lower than the threshold number - 500, about 30 times out of 100 After running the simulation with the given accuracy of the components according to the hardware constraints, the results diverged after 15 seconds Now, we are working to find the minimum number of bits of each component so that the results will not diverge

GPS Computer Program 23 Objectives for the Second Part Creating an interface for a single FPGA card. This way each hardware group will be able to debug its VHDL implementation Each group will get the relevant data according to the C simulation outputs Creating an interface for the four FPGA card. This will enable to run the complete RPF algorithm In this case we will supply initialization data for the first phase of the algorithm

GPS Computer Program 24 Schedule FinishStartTask NameWBS 15/04/1015/11/09GPS Computer Program0 15/11/09 Project beginning1 16/12/0917/11/09Learning the generic interface for a single FPGA card 2 31/12/0917/12/09Making changes to fit the RPF3 3/01/1029/12/09Preparing the data to send to each group4 10/01/104/01/10Creating a GUI for each FPGA card5 7/03/1023/02/10Learning the interface for the four FPGAs card 6 14/03/108/03/10Preparing the initialization data7 11/04/108/03/10Updating the final report8 14/04/105/04/10Preparing the final presentation9 15/04/10 Final presentation10

GPS Computer Program 25 Gantt Chart

GPS Computer Program 26 Thank You