DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.

Slides:



Advertisements
Similar presentations
A PCI Express Optical Link Based on Low-Cost Transceiver Qualified for Radiation Hardness Andrea Triossi, Diego Barrientos, Damiano Bortolato,
Advertisements

CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.
US CMS Collaboration Meeting, UC Riverside, May 19, Endcap Muons John Layter US CMS Collaboration Meeting May 19, 2001.
CSC Muon Trigger September 16, 2003 CMS Annual Review 1 Current Status of CSC Trigger Elements – Quick Summary Jay Hauser, with many slides from Darin.
TS-LEA, CERN, 1211 Geneva 23 1 T. Wijnands TS/LEA, C. Pignard AB-CORADWG-RADMON day – 1 December 2004 LHC Power Converters & Radiation T. Wijnands TS/LEA.
CSC ME1/1 Upgrade - DCFEB Status S. Durkin, B. Bylsma The Ohio State University FNAL ME1/1 Review 7/20/
S. Durkin, USCMS-EMU Meeting, Oct. 21, 2005 Critical Data Errors S. Durkin The Ohio State University USCMS EMU Meeting, FNAL, Oct. 20, 2005.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
Virtex-6 Radiation Studies & SEU Mitigation Tests
CSC Endcap Muon Port Card Status Mikhail Matveev Rice University.
US Cathode FE Board The Ohio State University University of California Davis University of California Los Angeles CERN.
EMU DAQ MotherBoard Jianhui Gu The Ohio State University ESR, CERN, November 2003.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Leo Greiner TC_Int1 Sensor and Readout Status of the PIXEL Detector.
23 February 2004 Christos Zamantzas 1 LHC Beam Loss Monitor Design Considerations: Digital Parts at the Tunnel Internal Review.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
CSC EMU/Track Finder Clock and Control Board (CCB’2004) Status Plans M.Matveev Rice University August 27, 2004.
Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.
Estimation of Radiation Effects in the Front-End Electronics of an ILC Electromagnetic Calorimeter V. Bartsch, M. Postranecky, M. Warren, M. Wing University.
CSC Endcap Muon Port Card and Muon Sorter Status Mikhail Matveev Rice University.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
DAQMB Production Status S. Durkin The Ohio State University Florida EMU Meeting 2004.
13/17 Sept th Workshop on Electronics for LHC and future experiments P. Antonioli INFN-Bologna 1.The TDC module of ALICE/TOF 2.Irradiation at.
1.2 EMU Electronics L.S. Durkin CMS Review CERN, September 2003.
1 SCA Cell Utilizing Scheme The output of each preamp-shaper channel is sampled continuously at 20 MHz and stored the SCA cells. There are 96 cells for.
A Study of Proton-Proton Collisions at the LHC The Ohio State University - Task A.2 B.G. Bylsma, L.S. Durkin, D. Fisher, J Gilmore, J.H. Gu, D. Larson,
Very Forward Muon Trigger and Data Acquisition Electronics for CMS: Design and Radiation Testing 21 Sept 2012 Jason Gilmore Vadim Khotilovich Alexei Safonov.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
T.Y. Ling EMU Meeting CERN, September 20, 2005 Status Summary Off-Chamber Electronics.
US Status of GbE Peripheral Crate Controller Ben Bylsma EMU meeting Fermilab, October 21, 2005 Section 1: Hardware Section 2: Firmware Development.
14/Sept./2004 LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System 1 TID (  -ray) and SEE (proton) tests and results for ROHM.
The CCB, TTC and so forth Paul Padley, Mike Matveev.
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
TRIUMF and ISIS Test Facilities Radiation 2 Electronics (R2E) LHC Activities TRIUMF and ISIS test facilities Rubén García Alía, Salvatore Danzeca, Adam.
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
Radiation Tests Discussion 10 Feb 2014 Jason Gilmore TAMU Forward Muon Workshop.
Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
IB PRR PRR – IB System.
11 JULY 2002Jacques Lefrancois1  History: Previous Montecarlo Calculations by V. Talanov I. Korolko=> about 100rads/year and about 10**9 neutrons/cm**2.
1 Single event upset test of the voltage limiter for the ATLAS Semiconductor tracker TSL Experiment Number: F151 distance between power supplies and modules.
Ketil Røed - LECC2005 Heidelberg Irradiation tests of the ALICE TPC Front-End Electronics chain Ketil Røed Faculty of Engineering, Bergen University.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
CMS Week, 3-7 November CSC Trigger Test Beam Report Cast of many.
Initial check-out of Pulsar prototypes
Irradiation test results for SAMPA MPW1 and plans for MPW2 irradiation tests Sohail Musa Mahmood
Update on CSC Endcap Muon Port Card
CSC EMU Muon Port Card (MPC)
University of California Los Angeles
CMS EMU TRIGGER ELECTRONICS
University of California Los Angeles
A microTCA Based DAQ System for the CMS GEM Upgrade
Irradiation Test of the Spartan-6 Muon Port Card Mezzanine
University of California Los Angeles
Cathode FE Board Update
New Crate Controller Development
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Current Status of CSC Trigger Elements – Quick Summary
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
ATLAS Tile Calorimeter Interface The 8th Workshop on Electronics for LHC Experiments, Colmar, 9-13 September 2002 K. Anderson, A. Gupta, J. Pilcher, H.Sanders,
Effect of an ALCT SEU Much-overlooked good stuff
Status of GbE Peripheral Crate Controller
2 Ball-Grid Array FPGA’s
University of California Los Angeles
FED Design and EMU-to-DAQ Test
Presentation transcript:

DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives and sends FE data to DDU Provides Slow Control interface to FE boards (VME-JTAG) Pre-production Board has been Unchanged for ~2 Years 515 boards in System Radiation Tests with 60 MeV Protons at UCD August 2002 Davis (2 days) September 2003 Davis (1 day)

Radiation Levels at Peripheral Crates Integrated over 10 LHC years (5x10 7 s at cm -2 s -1 ) Neutron Fluence (>100 keV): (1 - 4) x cm -2 Total Ionizing Dose: (0.07 – 0.7) kRad Integrated over 10 LHC years (5x10 7 s at cm -2 s -1 ) Neutron Fluence (>100 keV): (1 - 4) x cm -2 Total Ionizing Dose: (0.07 – 0.7) kRad Calculations by M. Huhtinen Neutron Energy (MeV) Neutron Flux (cm -2 s -1 ) Neutron Fluence (cm -2 ) Radius (cm) ME11 ME12 ME13 E>100 KeV ME11

Worst-case Radiation Environment –Measure SEE (SEU and SEL) cross sections for neutron fluence of 4x10 10 cm -2 –Measure TID effects up to a dose of 2 kRad –Measure degradation for an equivalent neutron fluence of 2x10 12 cm -2

Radiation Test Summary FIFO bit errors small and correctable using CRC word Bipolar also irradiated at OSU reactor

Cumulative effects –Total ionization dosage (with 63 MeV protons) No deterioration of performance up to 5 krad –Displacement damage (with 2x10 12 cm -2 1 MeV) Usable voltage regulators and references identified Single-Event Effects –No latch-up for all chips up to 4x10 10 p cm -2 –Single Event Upset (SEU) Cross sections measured for all FPGA’s, Links. All SEU’s in FPGA’s recoverable by reloading SEU’s dominated by FE Electronics ~50:1 FE Electronics resets will also reset DAQMB

25 nsec Structure Test Beam (DAQMB Summary) DAQ rate tests carried out with high intensity pion beam. –100 KHz L1A (scintillators), 100 KHz LCT, 1 Kz matched L1A-LCT with 16 SCA sample readout. No Problems. –When L1A-LCT matching increased to 10 KHz, event got overwritten, DMB buffer not empty. –Repeat above with 8 sample readout. No problems Resets – no issues Timing – no issues Backplane communications – no issues DAQ Readout – no issues

Magnetic Testing < 4 kGauss at Peripheral Crates Rare Earth Magnet Rated 12 kG Measured 4 kG (0.5 cm) No magnetic effects observed Burn In What do other people do ? CDF: C for 8-24 Hrs Sufficient for tantalums failures No sensitivity to semiconductor failure US Military: 125 C for 320 Hrs Chip Makers recommend against this Each board 65C for 24 Hrs Test Before and After

Production Test Software Written and Tested

Preproduction Crate Test We have never tested a full crate of electronics - 11 DAQMB ordered (Sept 10, 2003) - Boards will be stuffed commercially Test ball grid arrays Do we have enough TMB’s … Jay? Conclusion ESR November 6, 2003 Then Production …

Virtex II Pro FIFO VME Buffers Gigabit Ethernet Transceiver Voltage Regulators - much simpler VME controller - programming all on Linux PC - same drivers as alternate DAQ path - commercial gigabit ethernet card in PC - inexpensive ~$600/unit Status Gigabit to VME Controller B. Bylsma, S. Durkin Not Needed for Raw Packets Packet length 64 bytes minimum, 9000 bytes maximum Data Format: crate cmd vme address vme data Even without packing or buffering VME rates are reasonable! 2048 bit => 2 microseconds download, 2 Mbit FPGA in 2 seconds Prom

Distributing Gigabit Ethernet NETGEAR Gigabit Ethernet Switch Level 2 (MAC addresses), 12 gigabit fiber ports $2000 Status - Parts Ordered/ Most in Hand - PC Board to Company next week - Gigabit ethernet included in Virtex II (no firmware) -- VME Master firmware being written Controller will be debugged within a Couple of Weeks