Net Criticality Revisited: An Effective Method to Improve Timing in Physical Design H. Chang 1, E. Shragowitz 1, J. Liu 1, H. Youssef 2, B. Lu 3, S. Sutanthavibul.

Slides:



Advertisements
Similar presentations
Impact of Interference on Multi-hop Wireless Network Performance Kamal Jain, Jitu Padhye, Venkat Padmanabhan and Lili Qiu Microsoft Research Redmond.
Advertisements

A Fast Estimation of SRAM Failure Rate Using Probability Collectives Fang Gong Electrical Engineering Department, UCLA Collaborators:
ECE 667 Synthesis and Verification of Digital Circuits
Advanced Interconnect Optimizations. Buffers Improve Slack RAT = 300 Delay = 350 Slack = -50 RAT = 700 Delay = 600 Slack = 100 RAT = 300 Delay = 250 Slack.
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Sequential Synthesis.
Introduction to Algorithms
© KLMH Lienig Paper: A Unified Theory of Timing Budget Management Presented by: Hangcheng Lou Original Authors: Soheil Ghiasi, Elaheh Bozorgzadeh, Siddharth.
ELEN 468 Lecture 261 ELEN 468 Advanced Logic Design Lecture 26 Interconnect Timing Optimization.
1 Modeling and Optimization of VLSI Interconnect Lecture 9: Multi-net optimization Avinoam Kolodny Konstantin Moiseev.
SE503 Advanced Project Management Dr. Ahmed Sameh, Ph.D. Professor, CS & IS Project Uncertainty Management.
ECE 506 Reconfigurable Computing Lecture 6 Clustering Ali Akoglu.
1 7.1 Introduction A project is a collection of tasks that must be completed in minimum time or at minimal cost. Tasks are called “activities.” –Estimated.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
S. J. Shyu Chap. 1 Introduction 1 The Design and Analysis of Algorithms Chapter 1 Introduction S. J. Shyu.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
1 EL736 Communications Networks II: Design and Algorithms Class8: Networks with Shortest-Path Routing Yong Liu 10/31/2007.
Parameterized Timing Analysis with General Delay Models and Arbitrary Variation Sources Khaled R. Heloue and Farid N. Najm University of Toronto {khaled,
1 Stochastic Event Capture Using Mobile Sensors Subject to a Quality Metric Nabhendra Bisnik, Alhussein A. Abouzeid, and Volkan Isler Rensselaer Polytechnic.
Visual Recognition Tutorial
Distributed Algorithms for Secure Multipath Routing
Quantile-Based KNN over Multi- Valued Objects Wenjie Zhang Xuemin Lin, Muhammad Aamir Cheema, Ying Zhang, Wei Wang The University of New South Wales, Australia.
Multiobjective VLSI Cell Placement Using Distributed Simulated Evolution Algorithm Sadiq M. Sait, Mustafa I. Ali, Ali Zaidi.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
First introduced in 1977 Lots of mathematical derivation Problem : given a set of data (data is incomplete or having missing values). Goal : assume the.
Jie Gao Joint work with Amitabh Basu*, Joseph Mitchell, Girishkumar Stony Brook Distributed Localization using Noisy Distance and Angle Information.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
2010/5/171 Overview of graph cuts. 2010/5/172 Outline Introduction S-t Graph cuts Extension to multi-label problems Compare simulated annealing and alpha-
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
Statistical timing and synthesis Chandu paper. Canonical form Compute max(A,B) = C in canonical form (assuming  X i independent)
Online Oblivious Routing Nikhil Bansal, Avrim Blum, Shuchi Chawla & Adam Meyerson Carnegie Mellon University 6/7/2003.
Interconnect Optimizations
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Toward Performance-Driven Reduction of the Cost of RET-Based Lithography Control Dennis Sylvester Jie Yang (Univ. of Michigan,
EE 685 presentation Optimization Flow Control, I: Basic Algorithm and Convergence By Steven Low and David Lapsley Asynchronous Distributed Algorithm Proof.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.
1 IOE/MFG 543 Chapter 7: Job shops Sections 7.1 and 7.2 (skip section 7.3)
1 A Method for Fast Delay/Area Estimation EE219b Semester Project Mike Sheets May 16, 2000.
EDA (CS286.5b) Day 18 Retiming. Today Retiming –cycle time (clock period) –C-slow –initial states –register minimization.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 8: February 13, 2008 Retiming.
ECE 506 Reconfigurable Computing Lecture 8 FPGA Placement.
Dose Map and Placement Co-Optimization for Timing Yield Enhancement and Leakage Power Reduction Kwangok Jeong, Andrew B. Kahng, Chul-Hong Park, Hailong.
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Interconnect design. n Crosstalk. n Power optimization.
AN ITERATIVE METHOD FOR MODEL PARAMETER IDENTIFICATION 4. DIFFERENTIAL EQUATION MODELS E.Dimitrova, Chr. Boyadjiev E.Dimitrova, Chr. Boyadjiev BULGARIAN.
Internet Traffic Engineering by Optimizing OSPF Weights Bernard Fortz (Universit é Libre de Bruxelles) Mikkel Thorup (AT&T Labs-Research) Presented by.
CSE 242A Integrated Circuit Layout Automation Lecture: Partitioning Winter 2009 Chung-Kuan Cheng.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Deadline-sensitive Opportunistic Utility-based Routing in Cyclic Mobile Social Networks Mingjun Xiao a, Jie Wu b, He Huang c, Liusheng Huang a, and Wei.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
HDL-Based Layout Synthesis Methodologies Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {
Maximization of Network Survivability against Intelligent and Malicious Attacks (Cont’d) Presented by Erion Lin.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
9-1 Chapter 9 Project Scheduling Chapter 9 Project Scheduling McGraw-Hill/Irwin Copyright © 2005 by The McGraw-Hill Companies, Inc. All rights reserved.
"A probabilistic approach to clock cycle prediction" A probabilistic approach to clock cycle prediction J. Dambre, D. Stroobandt and J. Van Campenhout.
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Interconnect design. n Crosstalk. n Power optimization.
A Faster Approximation Scheme for Timing Driven Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, and Charles J. Alpert** *Dept of ECE, Michigan Technological.
Analytical Minimization of Signal Delay in VLSI Placement Andrew B. Kahng and Igor L. Markov UCSD, Univ. of Michigan
EE 685 presentation Optimization Flow Control, I: Basic Algorithm and Convergence By Steven Low and David Lapsley.
Radhamanjari Samanta *, Soumyendu Raha * and Adil I. Erzin # * Supercomputer Education and Research Centre, Indian Institute of Science, Bangalore, India.
Optimizing Pheromone Modification for Dynamic Ant Algorithms Ryan Ward TJHSST Computer Systems Lab 2006/2007 Testing To test the relative effectiveness.
Physical Synthesis Buffer Insertion, Gate Sizing, Wire Sizing,
1 Slides by Yong Liu 1, Deep Medhi 2, and Michał Pióro 3 1 Polytechnic University, New York, USA 2 University of Missouri-Kansas City, USA 3 Warsaw University.
Fuzzy Logic Placement Emily Blem ECE556 Final Project December 14, 2004 Reference: E. Kang, R.B. Lin, and E. Shragowitz. “Fuzzy Logic Approach to VLSI.
Effective Linear Programming-Based Placement Techniques Sherief Reda UC San Diego Amit Chowdhary Intel Corporation.
TU/e Algorithms (2IL15) – Lecture 12 1 Linear Programming.
Placement and Routing Algorithms. 2 FPGA Placement & Routing.
Revisiting and Bounding the Benefit From 3D Integration
Modeling and Optimization
Presentation transcript:

Net Criticality Revisited: An Effective Method to Improve Timing in Physical Design H. Chang 1, E. Shragowitz 1, J. Liu 1, H. Youssef 2, B. Lu 3, S. Sutanthavibul 4 1 University of Minnesota, USA 2 Universite du Centre, Tunisia 3 Cadence Design Systems Inc., USA 4 Intel Corp., USA

Basic Ideas and Goals Perform timing-driven placement and routing based on IMP (Iterative Minimax Pert), a zero slack distribution algorithm for net delay bound calculation Propose new criticality metrics for placement and routing Achieve better timing results in one-pass physical design

Why IMP Algorithm? Review of related works on delay budgeting problem –First ZSA algorithm in O(np), 1989 –IMP algorithm based on Minimax formulation with linear time complexity O(n+p), 1990 –Application of IMP to placement problem in O(n+p), 1992 –PWL-GBS algorithm solving the problem in linear programming formulation in O(m 2 logH), 1997 –MISA algorithm based on the maximal independent set (MIS) of a transitive slack equalization graph in O(kn 3 ), 2000

Calculation of Net Delay Bounds by IMP Algorithm Path slack U  for any path , U  = T cr - T  T cr : longest path delay, T  : delay of the path  U  >0 for any noncritical path, U  =0 for any critical path. Delays on non-critical paths can be increased without increase in a clock cycle

Continued.. The IMP algorithm is based on two ideas: a) The net delay slacks on each of the paths can be distributed among constituent nets, according to the relative weights of the nets along the path.

Continued.. b) Each net may belong to the multiple paths. Therefore, the propagation delay on the net should not exceed the minimal value among all maximal delays defined on this net for each path separately Reference: H.Youssef, R-B. Lin and E. Shragowitz in IEEE TCAS, 1992 This problem is NP-hard.

Asymptotically Converging Approximation Algorithm where, both minimal path slack and maximal path weight for all the paths traversing edge e, can be computed in linear time by a pert-like algorithm. Repetitive application of step 1 results in convergence to the optimal solution of the initial Minimax problem, On each step of the algorithm, a lower bound on the value of is found by a linear algorithm,

Criticality Metrics Net delay bounds provide new opportunities for identification of timing-critical nets Net Criticality Metric =

Probabilistic Interpretation of Criticality Metrics Projected Net Delays could be considered as random values. Assuming Gaussian distribution N(m x,  x ) of net delay x, x min = m x - 3  x, x max = m x +3  x, x max  b x, where b x is a bound on net delay if x min  0  x max = 2m x  b x Net Criticality Metric can be rewritten as, Net Criticality Metric = 2m x /b x The probability for the net delay to be below the bound b x is decreasing when a ratio m x /b x is increasing.

Statistical Approximation Formulas for Net Criticality Metrics The ranking of nets according to criticality metrics is preserved when a mathematical expectation of a net delay is replaced by a net parameter. Criticality metrics for placement (CMP) Criticality metrics for routing (CMR)

One-Pass Flow v.s. Multiple-Pass Flow in Physical Design One-pass criticality-based layout flowTraditional iterative layout flow

Experiments Environment: –Cadence Silicon Ensemble DSM Automation Layout System –4-layer, 0.18 micron technology standard cell library Integration of the proposed criticality metrics in layout flow of Cadence Silicon Ensemble –Application of criticality metrics to placement (CMP) –Application of criticality metrics to routing (CMR) –Application of CMP and CMR to placement and routing in one pass of a layout process

Placement Results WLM: layout by Cadence in Wire Length Minimization mode; TDP: layout by Cadence in Timing-Driven Placement mode; CPF: layout by Cadence in WLM mode with nets on Critical Paths given higher weights during placement (2-pass solution); CMP: layout by Cadence in WLM mode with weights derived from new Criticality Metrics for Placement (1-pass solution). 26.4% improvement versus Cadence Wire Length Minimization mode and 13.8% improvement versus Cadence timing driven placement mode

Routing Results WLM: layout by Cadence in Wire Length Minimization mode; TDR: layout by Cadence in Timing-Driven Routing mode; CPF: layout by Cadence in WLM mode with nets on Critical Paths given higher weights during routing (2-pass solution); CMR: layout by Cadence in WLM mode with weights derived from new criticality Metrics for Routing (1-pass solution). 9.2% improvement versus Cadence Wire Length Minimization mode and 3.7% improvement versus Cadence timing driven routing mode

Placement and Routing Results WLM: layout by Cadence in Wire Length Minimization mode; TDPR: layout by Cadence in Timing-Driven Placement and Routing mode; CPF: layout by Cadence in WLM mode with nets on Critical Paths given higher weights during placement and routing (2-pass solution); CMP+CMR: layout by Cadence in WLM mode with weights derived from new Criticality Metrics for Placement and Criticality Metrics for Routing (1-pass solution). 29.5% improvement versus Cadence Wire Length Minimization mode and 12.4% improvement versus Cadence timing driven placement and routing mode

Conclusion The proposed criticality metrics: –achieve substantially better timing results in one pass of physical design. –could be integrated with any layout system that allows weights for nets in the design. –can be applied to timing optimization of placement alone or routing alone