Capture and record 1GHz signal (Block Diagram)

Slides:

Advertisements

Similar presentations

Interfacing mixed signal peripherals by protocols of packet type Emil Gueorguiev Saramov Angel Nikolaev Popov Computer Systems Department, Technical University.

Advertisements

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Local Trigger Control Unit prototype

8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE

Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia

Implementing Logic Gates and Circuits Discussion D5.1.

Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel September 8, 2005.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.

Analog-to-Digital Converters

1 Color Discriminating Tracking System Lloyd Rochester Sam Duncan Ben Schulz Fernando Valentiner.

Programmable logic and FPGA

Analog-to-Digital Converters Lecture L11.2 Section 11.3.

Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.

FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.

Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

SE-IR Corporation 11/04 Goleta, CA (805) CamIRa TM SE-IR Corporation 87 Santa Felicia Dr. Goleta, CA (805)

TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.

Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.

Digilent System Board Capabilities Serial Port (RS-232) Parallel Port 1 Pushbutton Hint: Good for a reset button Connected to a clock input. See Digilent.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Digital Radio Receiver Amit Mane System Engineer.

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.

Lab 7: A Calculator Using Stack Memory

® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.

Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.

Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.

Front-end readout study for SuperKEKB IGARASHI Youichi.

Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.

PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

Decoder A01-A31 address, LWORD*, IACK*, AM0-AM5 SN74LS245 Interrupter 5V-3.3V Level change Xilinx CPLD 125MHz XC95288 JTAG VMEbus interface 2*18-Bits 133MHz.

CSC Muon Sorter M. Matveev Rice University January 7, 2003.

CIT 673 Created by Suriyong1 Micro controller hardware architechture.

Offering the freedom to design solutions Sundance OEM Solution.

MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.

CSE 171 Lab 11 Digital Voltmeter.

.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.

Chapter Microcontroller

Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.

ECET 340 Entire Course (All ilabs and Homework) For more classes visit ECET 340 Week 1 HomeWork 1 ECET 340 Week 1 iLab 1 ECET 340.

Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

ATLAS Pre-Production ROD Status SCT Version

Class Exercise 1B.

Data Handling Processor v0.1 First Test Results

Iwaki System Readout Board User’s Guide

Christophe Beigbeder PID meeting

DCH FEE 28 chs DCH prototype FEE &

عمارة الحاسب.

ECET 340 Competitive Success/snaptutorial.com

ECET 340 Education for Service-- snaptutorial.com.

ECET 340 Teaching Effectively-- snaptutorial.com.

Introduction to Microprocessors and Microcontrollers

FIGURE 7.1 Conventional and array logic diagrams for OR gate

CSE 171 Lab 11 Digital Voltmeter.

Analog-to-Digital Converters

NA61 - Single Computer DAQ !

Programmable Peripheral Interface

Implementing Logic Gates and Circuits

FPGA’s 9/22/08.

CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.

Programmable logic and FPGA

Presentation transcript:

Capture and record 1GHz signal (Block Diagram) Data Flow structure FADC Fast Analog to Digital Convertor FPGA Choose “Data” DSP “Dig” more VMEbus Data Transfer PC Record & Display 1GHz Analog Signal Function Flow structure Capture (Digitize) Pre-handle (Focus) Handle (Mathematical) Handshake (Transfer) Specification Expand Function Mass Data Real Time Level 1 Cut Pedestal choice MBLT 80MHz Level 2 Cut Width choice Record Time Encode Header, TDC, Trailer

Capture and record 1GHz signal (Realized circuit) Xilinx Spartan-3 XC3S400 500MHz synchronous latch 250MHz synchronous clock XC18V02 National Semiconductor ADC081000 4 ports 8-bits 250MHz MUX 4 ports 8-bits 250MHz FIFO 4 ports 8-bits 250MHz Level 1 Cut Comparator 4 ports 8-bits 250MHz Level 2 Cut Comparator 1GHz Analog Signal 2 ports 8-Bits 500MHz LVDS Data JTAG 1GHz Clock signal 250MHz synchronous clock 8 ports 16-bits 125MHz Encoder Time Counter Trigger 4*32-Bits 125MHz Dual-port RAM 70T3519 TI DSP XC18V01 Xilinx CPLD 125MHz XC95288 Interrupter 5V-3.3V Level change Decoder JTAG SN74LS245 SN74LS245 A01-A31 address, LWORD*, IACK*, AM0-AM5

Capture and record 1GHz signal (Power Supply) 3.3V Xilinx Spartan-3 XC3S400 1.2V/2V XC18V02 1.2V/2.5V/3.3V National Semiconductor ADC081000 1GHz Analog Signal JTAG 4*32-Bits 125MHz Dual-port RAM TI DSP 3.3V 5V/3.3V XC18V01 Xilinx CPLD 125MHz XC95288 5V/3.3V JTAG 5V SN74LS245 5V SN74LS245

1. VMEBus Backplane supply ±5V, ±12V, GND 2. TI-REG104 supply 2.5V,3.3V (Fixed) with input 5V, current 1A (MAX) (Finished) 2.5/3.3V 3. TI-SN105125 supply 1.2V (Fixed) with input 5V, current 150mA (MAX) 1.2V 4. TI-TPS61020 supply 1.8V-5.5V (Adjustable) with input 5V, current 1.5A (MAX) 2V

Capture and record 1GHz signal (Speed Limit) Xilinx Spartan-3 XC3S400 XC18V02 I/O 622MHz Logic: 326MHz National Semiconductor ADC081000 1GHz Analog Signal 800MHz JTAG 1.6GHz 4*32-Bits 125MHz Dual-port RAM TI DSP 166 MHz XC18V01 Xilinx CPLD 125MHz XC95288 95 MHz JTAG 125 MHz SN74LS245 SN74LS245 80MHz

CPLD Download XC18V01 Interrupter Decoder JTAG SN74LS245 SN74LS245 Xilinx CPLD 125MHz XC95288 Interrupter 5V-3.3V Level change Decoder JTAG SN74LS245 SN74LS245 A01-A31 address, LWORD*, IACK*, AM0-AM5

VMEbus Handshake XC18V01 Interrupter Decoder JTAG SN74LS245 SN74LS245 Xilinx CPLD 125MHz XC95288 Interrupter 5V-3.3V Level change Decoder JTAG SN74LS245 SN74LS245 A01-A31 address, LWORD*, IACK*, AM0-AM5