1 Characterization of the PCA16 CERN, 14 th July 2008 M. Mager, L. Musa.

Slides:

Advertisements

Similar presentations

Towards HadronPhysics3 Towards HadronPhysics3. JointGEM continuation  readout electronics  n-XYTER ?  T2K After ?  active TPC  large area prototype.

Advertisements

1 500cm 83cm 248cm TPC DETECTOR 88us 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 LATERAL.

Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.

1 ACTAR meeting – Santiago March 2008 Requirements Features required not available in standard ASICs for HEP: Auto-triggerable. Large dynamic range. Low.

J.C Santiard CERN EP-MIC ANALOG AND DIGITAL PROCESSING FOR THE READOUT OF RADIATION DETECTORS  J.C. Santiard, CERN, Geneva, CH

E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.

Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,

The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.

Kuliah Mikrokontroler AVR ADC AVR Eru©September 2009 PENS.

1 Luciano Musa CERN participation to EUDET for TPC electronics CERN, 31 August 2006 Outline Part I – Development of the readout electronics for the LPTPC.

Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.

HEP2005, Lisboa July 05 Roberto Campagnolo - CERN 1 HEP2005 International Europhysics Conference on High Energy Physics ( Lisboa-Portugal,

ACTAR Nov 05 Lolly Pollacco CEA Saclay Front End Electronics for ACTAR.

FEE Perugia. A. Rivetti A FAST LARGE DYNAMIC RANGE SHAPING AMPLIFIER FOR PARTICLE DETECTOR FRONT-END A.Rivetti – P Delaurenti INFN – Sezione di Torino.

BESIII - ZDD S ervizio E lettronico L aboratori F rascati 1 FEE Block Diagram PM ≈ 3.5 mt (coax cable) X MHz Amplifier 1 of 16 channels ON-DETECTOR.

NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.

NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.

A.Kashchuk Muon meeting, CERN Presented by A.Kashchuk.

14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 

Front-end electronics for the LPTPC  System lay out  End-cap and panels  Mechanics for the front-end electronics  Connectors and cables  Front-end.

16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.

L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.

Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.

St Columba’s High School Electricity and Electronics Op-amps.

Instrumentation (AMME2700) 1 Instrumentation Dr. Xiaofeng Wu.

Large area photodetection for Water Cerenkov detectors PMm 2 proposal: Front End Electronics MAROC ASIC Pierre BARRILLON, Sylvie BLIN, Jean-Eric CAMPAGNE,

The Readout Electronics for TPC with GEM readout chamber (and for almost any other readout chamber) Anders Oskarsson Lund Univ. Electronics: Bruxelles,

Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.

HINP32C Southern Illinois University Edwardsville VLSI Design Research Laboratory Washington University in Saint Louis Nuclear Reactions Group.

1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.

1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)

1 Luciano Musa, Gerd Trampitsch A General Purpose Charge Readout Chip for TPC Applications Munich, 19 October 2006 Luciano Musa Gerd Trampitsch.

SAMPLE AND HOLD CIRCUIT. CIRCUIT CONSTRUCTION The circuit samples the input and holds the last sample until the input sampled again. The circuit has an.

Status of integrated preamplifiers for GERDA GERDA meeting – MPI Heidelberg, Feb 20-22, 2006 F. Zocca, A. Pullia, S.Riboldi, C. Cattadori.

LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.

TPC electronics Status, Plans, Needs Marcus Larwill April

Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.

2/June/2009LHCb Upgrade1 Single ended ADC Differential ADC –Convert single ended signal to differential (use AD8138 amp) –ASIC differential output ADC.

1 COMPARATORS Function: Compares two input voltages and produces an output in either of two states indicating the greater than or less than relationship.

VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.

0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

25 juin 2010DPallin sLHC_Tile meeting1 Tilecal VFE developments at Clermont-Ferrand June 2010 Status G Bohner, J Lecoq, X Soumpholphakdy F Vazeille, D.

PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei

STATUS OF TESTING CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Steve Thomas LCFI meeting 20 th June 2008.

Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.

ASAD Workshop Saclay (CEA Irfu) November 25, AGET circuit: Application Information actar.

Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.

The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.

The AGET chip Circuit overview, First data & Status

“Test vehicle” in 130nm TSMC for CMS HGCAL

Beam Secondary Shower Acquisition System: Front-End RF Design

AIDA design review 31 July 2008 Davide Braga Steve Thomas

FEE for TPC MPD__NICA JINR

A General Purpose Charge Readout Chip for TPC Applications

Calorimeter Mu2e Development electronics Front-end Review

ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,

CTA-LST meeting February 2015

High speed pipelined ADC + Multiplexer for CALICE

R&D activity dedicated to the VFE of the Si-W Ecal

KRB proposal (Read Board of Kyiv group)

L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia

A Readout Electronics System for GEM Detectors

A Fast Binary Front - End using a Novel Current-Mode Technique

Sedr42021_p03003a.jpg. sedr42021_p03003a.jpg sedr42021_p03003a.jpg.

BESIII EMC electronics

Status of the CARIOCA project

Presented by T. Suomijärvi

Presentation transcript:

1 Characterization of the PCA16 CERN, 14 th July 2008 M. Mager, L. Musa

2 PCA16 - modes of operation Shaper Mode 3 rd Order semi Gaussian Shaper (32 different configurations) PolarityPositive (MWPC-like signals)Negative (GEM-like signals) Conversion Gain (mv / fC) Peaking Time (ns) Preamp Mode Classical CSA w/o PZ cancellation (32 different configurations) PolarityPositive (MWPC-like signals)Negative (GEM-like signals) Conversion Gain (mv / fC) Rise Time (ns) Decay Time (  s) Continuous in the range [1:10] Performance very close to the design specifications in all modes of operation

3 Shaper Mode

4 Shaper Mode – Some Results Positive Polarity (MWPC-like Input Signal)

5 Shaper Mode – Some Results

6 Positive Polarity (MWPC-like Input Signal)

7 Shaper Mode – Some Results Positive Polarity (MWPC-like Input Signal)

8 Shaper Mode – Some Results Negative Polarity (GEM-like Input Signal)

9 Shaper Mode – Some Results Negative Polarity (GEM-like Input Signal)

10 Shaper Mode – Some Results Negative Polarity (GEM-like Input Signal)

11 Shaper Mode – Some Results Negative Polarity (GEM-like Input Signal)

12 Preamp Mode – Some Results Negative Polarity (GEM-like Input Signal)

13 Preamp Mode – Some Results Negative Polarity (GEM-like Input Signal)

14 Preamp Mode – Some Results Negative Polarity (GEM-like Input Signal)

15 Negative Polarity (GEM-like Input Signal)

16 ALTRO Reference Voltages VIN VINB VREF TOP VREF BOT INCM TSA1001 OUT OUTB 0.56V 1.56V 0.56V DC ref. = 1.02V 10nF 1F1F 0V 10nF 1F1F ALICE PASA Configuration Reference Range (RR) = VREF TOP – VREF BOT Dynamic Range (DR) = [-RR ; + RR] Conversion Gain: CG = 1024 / (2 x RR) Digital Output Code = (V IN -V INB ) x CG Digital Output Code Range = 0:1023

17 ALTRO Reference Voltages VIN VINB VREF TOP VREF BOT INCM TSA1001 OUT OUTB 0.56V 1.56V 0.56V DC ref. = 1.02V 10nF 1F1F 0V 10nF 1F1F ALICE PASA Configuration VIN VINB VREF TOP VREF BOT INCM TSA1001 OUT OUTB 250mV 1250mV 250mV DC ref. = 1.08V 10nF 1F1F 0V 10nF 1F1F Example of PCA16 Configuration (different for different settings)

18 ALTRO Reference Voltages The DC levels of the PCA16 shaping amplifier vary with the CG SHAPER MODE Negative Polarity, Peaking Time (  ) = 120 ns, decay bias = 750 mV, SCLK = 33MHz CG (mv/fC) V TOP (mV) Baseline (ADC) 42 PREAMP MODE Negative Polarity, Rise Time = 120 ns, decay bias = 750 mV, SCLK = 33MHz CG (mv/fC) V TOP (mV) Baseline (ADC)

19 ALICE TPC values: 220 , 1100   V TOP = 1020mV Proposed new values:150 , 1100   V TOP = 1078mV ALTRO Reference Voltages R2 R1

20 ALTRO Reference Voltages The DC levels of the PCA16 shaping amplifier vary with the CG SHAPER MODE Negative Polarity, Peaking Time (  ) = 120 ns, decay bias = 750 mV, SCLK = 33MHz CG (mv/fC) V TOP (mV)1078 Baseline (ADC) PREAMP MODE Negative Polarity, Rise Time = 120 ns, decay bias = 750 mV, SCLK = 33MHz CG (mv/fC) V TOP (mV)1078 Baseline (ADC)