Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/2016 1 psTDC_02 presentation.

Slides:



Advertisements
Similar presentations
Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.
Advertisements

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.
ADC and TDC Implemented Using FPGA
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
The PSEC-3 & PSEC-4 ASICs 5-15 GSa/s waveform sampling/digitizing ICs Eric Oberla 20-May-2011 LAPPD Electronics + Integration GPC Review.
4-channel ASIC Tests Michael Baumer, Jean-Francois Genat, Sam Meehan, Eric Oberla August 26 th 2009.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Fast sampling for Picosecond timing Jean-François Genat EFI Chicago, Dec th 2007.
Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
P. Denes Page 1 FPPA-Clock Clocks FPPA From CTRL To all FPPA ADC Clocks are received by CTRL chip and distributed as PECL signals to the FPPAs (in.
A 4-Channel Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura,
Analog and Digital Instruments
Derandomiser block E.Atkin, A.Kluev MEPhI,A.Voronin SINP MSU.
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
Design review Sampling cell – Buffer - Comparator Ps_TDC v2.0 Herve Grabas - University of Chicago.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
The Chicago Half of Champ
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
Front End DAQ for TREND. 2 Introduction: analog part 2015, feb 10 th.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.
Digital Voltmeter (DVM)
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
Low Power, High-Throughput AD Converters
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
Low Power, High-Throughput AD Converters
QIE10 development Nov. 7, 2011: The first full-chip prototype was submitted to MOSIS. Output is 2-bit exponent (four ranges) and 6-bit mantissa (non-linear.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Current Status of RICH LVL-1 Trigger Module Takashi Matsumoto and Ken Oyama Presentation Outline Topics Geometry of Trigger Tile Required function of RICH.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CM correction algorithm. Observations: Looking at the data for one analog link, a large fraction of the 32 strips are affected by the large signal deposit.
- Herve Grabas - Ecole Superieure d’Electicite 1 Internship presentation - University of Chicago – 3 sept
Pixel structure in Timepix2 : practical limitations June 15, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
Low Power, High-Throughput AD Converters
Digital-to-Analog Analog-to-Digital
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
VMM ASIC ― Status Report - April 2013 Gianluigi De Geronimo
Timing and fast analog memories in Saclay
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Chapter 13 Linear-Digital ICs
Christophe Beigbeder PID meeting
Principles & Applications
Linear storage cells -Herve Grabas -.
Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009
TPC electronics Atsushi Taketani
BESIII EMC electronics
Jean-Francois Genat, Herve Grabas, Eric Oberla August 2d 2010
MCP Electronics Time resolution, costs
Chis status report.
Eric Oberla, Hervé Grabas, JF Genat, Sam Meehan
Eric oberla Herve grabas
Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla
Improved study of the cells
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
Jean-Francois Genat, Herve Grabas, Eric Oberla August 2d 2010
Lecture 22: PLLs and DLLs.
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
Presentation transcript:

Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation

Overall presentation : the principle 1/27/2016psTDC_02 presentation 2

Overall presentation : the chip architecture (dual readout) 1/27/2016psTDC_02 presentation 3

The timing generator: principle 1/27/2016psTDC_02 presentation cells Fixed sampling window To the channels Variable sampling window To the channels 40MHz clock DLL out monitoring

The timing generator Same architecture conserved Ajustable delay with two voltages Fixed and variable window generation (improvement) 1/27/2016psTDC_02 presentation 5

The channels: principle 1/27/2016psTDC_02 presentation 6

The Channel Sampling window Buffer Comparator Counter - ADC 1/27/2016psTDC_02 presentation 7

The Sampling window More control logic Bigger input capacitance Same bandwidth 1/27/2016psTDC_02 presentation 8

The Buffer Better input dynamic A bit slower Use less current 1/27/2016psTDC_02 presentation 9 The Comparator Same spec Use less current

Control signal Ramp generator Ring oscillator Trigger (improvement) Selections unit for read out 1/27/2016psTDC_02 presentation 10

The ramp generator Improved range and linearity Hopefully fixed the in-chip coupling Buffer per channel 1/27/2016psTDC_02 presentation 11

The ring oscillator Added a fan-out: better clock distribution 1/27/2016psTDC_02 presentation 12

The Trigger Positive and negative pulse detection Delay before triggering Threshold level adjustable Bypass possibility 1/27/2016psTDC_02 presentation 13

The Readout Faster Better buffering Possible to select channels and block of 64 cells Debugging possible via analog input and output 1/27/2016psTDC_02 presentation 14

Debugging Fifth channel for sampling window observation Test structure: comparator and buffer Option for channel analog monitoring Resistance test structure More monitoring: ring oscillator, DLLout, ramp More bypassing 1/27/2016psTDC_02 presentation 15

Chip design Better layouting Better ESD protection Tools are well known Excpect the chip soon for tests 1/27/2016psTDC_02 presentation 16