ZEBRA Tom Cobb. What is a zebra? Zebras (/ˈzɛbrə/ ZEB-rə or /ˈziːbrə/ ZEE-brə)[1] are several species of African equids (horse family) united by their.

Slides:



Advertisements
Similar presentations
Interfacing mixed signal peripherals by protocols of packet type Emil Gueorguiev Saramov Angel Nikolaev Popov Computer Systems Department, Technical University.
Advertisements

Give qualifications of instructors: DAP
1 iHome Automation System Home Automation System Team: Million Dollar Contingency Regiment Adam Doehling Chris Manning Ryan Patterson.
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
ZEBRA Tom Cobb presented by Nick Rees. What is a zebra? Zebras (/ˈzɛbrə/ ZEB-rə or /ˈziːbrə/ ZEE-brə)[1] are several species of African equids (horse.
Local Trigger Control Unit prototype
PPT 206 Instrumentation, Measurement and Control SEM 2 (2012/2013) Dr. Hayder Kh. Q. Ali 1.
ADC and TDC Implemented Using FPGA
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
OUTLINE WHAT ? HOW ? WHY ? BLUEPOST Poster and Message Content Specified by the User Displaying the Poster Content on a Monitor Sending Messages to.
E. Hazen, Boston University BU Meeting, Apr. 6, 2001 Front-end Readout of the CMS Hadronic Forward Calorimeter (HF) Conceptual Design (Summary) by Eric.
Data Logger for Water Meter Function Continuously counts pulses from pulse output of the water meter (or other meters with pulse output) and periodically.
Logic Analyzer and pulse generator ECE 682. The specification Specification was handed out in ECE 582 last quarter. Basics  3 channels – dedicated output.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
1 TRANSCEIVER TECHNOLOGY Presentation explores the Transceiver Design using a leading Manufactures Sales and Specification Sheets in the field. 1. Signaling.
Computerized Train Control System by: Shawn Lord Christian Thompson.
Atmega32 Architectural Overview
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
4.0 rtos implementation part II
Arduino Josh Villbrandt February 4, Digital Circuits Analog versus digital – What’s the difference? – How to represent an analog signal in a computer?
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
MICROPROCESSOR INPUT/OUTPUT
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
Understanding Data Acquisition System for N- XYTER.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
IntroductionFeaturesInputs/OutputsDimensionsModelsSoftwareCommunicationsControl Options View our website… © Copyright 2008
ECS642U Embedded Systems Digital I/O William Marsh.
23 February 2004 Christos Zamantzas 1 LHC Beam Loss Monitor Design Considerations: Digital Parts at the Tunnel Internal Review.
CSI-2111 Computer Architecture Ipage Control, memory and I/O v Objectives: –To define and understand the control units and the generation of sequences.
E. Hazen – FNAL – 5 Apr 2004 L1CTT DFEA Motherboard / Daughterboard Design, Cost, Schedule 4.
CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #4 – FPGA.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
W.Skulski APS April/2003 Eight-Channel Digital Pulse Processor And Universal Trigger Module. Wojtek Skulski, Frank Wolfs University of Rochester.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor: Hen Broodney Semester:Winter/Spring.
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
Fundamentals of Digital Communication
School of Computer and Communication Engineering, UniMAP Mohd ridzuan mohd nor DKT 122/3 - DIGITAL SYSTEM I Chapter.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
Control Unit Operations Chapter10:. What is Control Unit (CU)?(1)  Part of a CPU or other device that directs its operation.  Tells the rest of the.
Digital Design Lecture 8 Combinatorial Logic (Continued)
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Iwaki System Readout Board User’s Guide
XILINX FPGAs Xilinx lunched first commercial FPGA XC2000 in 1985
Front-end electronic system for large area photomultipliers readout
AQT90 FLEX Service Training
Splash.
Registers and Counters
The QUIET ADC Implementation
ASD-TDC joint test with MDT-CSM
Presentation transcript:

ZEBRA Tom Cobb

What is a zebra? Zebras (/ˈzɛbrə/ ZEB-rə or /ˈziːbrə/ ZEE-brə)[1] are several species of African equids (horse family) united by their distinctive black and white stripes./ˈzɛbrə/ZEB-rə/ˈziːbrə/ZEE-brə[1]

What is ZEBRA? A digital signal level converter and position capture box 1U metal box with front panel BNCs and Lemos and rear panel encoder inputs

What does ZEBRA do? Takes front panel single channel inputs – TTL, LVDS, PECL, NIM, Open Collector And rear panel incremental encoder signals – A+B RS422 Quadrature decoder, Z, connected Pass the signals through some FPGA logic – Logic gates, position capture circuitry Ouput front and rear panel signals – Same format as inputs, rewirable at run time

FPGA Choice Spartan-6 : Low risk, low cost and low power for cost-sensitive applications. Available in TQG144 package. Cost : ~ £10

FPGA Device Utilisation FPGA is mainly occupied by two modules. Logic Control (41%) Position Capture (37%) SRAM Controller (7%) Picoblaze Comms (3%)

FPGA Device Utilisation FPGA is almost full...

Logic block layout

How do you configure ZEBRA? baud RS232 link to EPICS Parameters set/get via EPICS Logic blocks rewired via the system bus Data download of position/time information Save to internal flash

The System Bus

AND/OR Blocks INP1 INP2 AND1

GATE Blocks INP1 INP2 GATE1

DIV Blocks INP1 COUNT OUTD

PULSE Blocks INP1 PULSE1 PULSE2

QUAD Blocks STEP OUTA OUTB

PC Setup

PC Plot

What doesn’t ZEBRA do? Analogue Signals < 20ns Low latency data transfer High bandwidth data transfer Sequencing Absolute encoders (yet) For these we would need a ZEBRA2...

Summary ZEBRA is some level converter circuitry and an FPGA to do logic and position capture EPICS interface over serial line Parts cost about £500 each Looking at making them available for other sites if there is interest