001-92171Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** High-Performance 4-PLL Clock Generator Cypress Delivers Industry-Leading.

Slides:



Advertisements
Similar presentations
Xilinx Virtex-5 FPGA Clocking
Advertisements

J. Jones (Imperial College London), Alt. GCT Mini-Meeting GCT Source Card.
Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
Preliminary Design Review EVLA 1 st and 2 nd Local Oscillators.
Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.
HT46 A/D Type MCU Series Data Memory (Byte) Program Memory HT46R22 (OTP) HT46C22 (Mask) 2Kx Kx16 4Kx HT46R23 (OTP) HT46C23 (Mask) HT46R24.
PIC microcontrollers. PIC microcontrollers come in a wide range of packages from small chips with only 8 pins and 512 words of memory all the way up to.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
2.5Gbps jitter generator Part 1 final presentation.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Power delivery product applies to any USB speed
Cypress Roadmap: Trackpad Module
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
Crystals Oscillators Real-Time-Clocks Filters Precision Timing Magnetics Engineered Solutions Crystals Oscillators Real-Time-Clocks Filters.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Owner: PAJE (CNX, GMRL, JMY) Rev *A Tech lead: XHT Simplify Your Design With a Multiple-Output, Low-EMI, Low-Cost Programmable Clock Design Win.
Owner : SAYD Cypress Confidential Sales Training 2/21/ FTDI FT232R vs. USB Serial CY7C65213 USB - UART Converter Cable USB to UART Conversion at.
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
Owner: SKRG Rev *A Tech lead: EWOO 1Mb Quad SPI nvSRAM Quick Presentation 1 Quick Presentation: 1Mb Quad SPI nvSRAM Eliminate Batteries and Reduce.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
Cypress Roadmap: Aerospace Memory
Owner: NJX Rev ** Automotive Asynchronous SRAM Product Family Presentation Cypress Has the Industry’s Broadest Portfolio of High-Speed, Low-Power.
Owner: JAYA Cypress Timing Solutions Roadmap Rev*BBUM: CNX Q Cypress Roadmap: Timing Solutions.
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
ELE22MIC Lecture 18 The AVR Sleep Modes The ATMEGA128’s Timer System
Owner: PAJEHigh-Performance 4-PLL Clock Generator New Product Introduction (Customer) Rev *D New Product Introduction: High-Performance 4-PLL.
Cypress Confidential Owner: VBHU Sales Training 03/15/2013 Everspin MR4A16B vs. Cypress 16Mb NVSRAM High Frequency Parallel NVSRAM with Multiple Interface.
Cypress Roadmap: Wireless/RF
Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.
Owner : LUOS Cypress Confidential Sales Training 3/13/ The Industry’s Highest Performance, Standardized Networking Memory GSI SQ-IIIe vs. Cypress.
PECL,LVDS Crystal Oscillator Update: 2005/07/27 Application Engineer: Arvin Chiang.
8114A Overview. 8114A Overview 10-Feb-04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
Owner: ABVY Synchronous SRAM Roadmap Rev *BBUM: OHP Q Cypress Roadmap: Synchronous SRAMs.
Owner: ABVY (SKRG, OHP, DCN, GHR, DSG, GMRL, JMY) Synchronous SRAM With On-Chip ECC Quick Presentation Rev **Tech Lead: SKRG 1 High-Performance,
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Cypress InstaClock™ Programmable solution in less than 60 seconds 2007 INNOVATECH ASSOCIATES
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Details design ASIC test platform development By: Nadav Mutzafi Vadim Balakhovski Supervisor: Michael Yampolsky May
New Product Introduction: Synchronous SRAM with On-Chip ECC ECC = Error-Correcting Code High-Performance, Low-Power Synchronous SRAMs With On-Chip ECC.
Quick Presentation: 128Mb to 1Gb Quad SPI FL-S NOR Flash Family FL-S = Cypress’s 3.0-V, 65-nm NOR Flash Memory Family With MirrorBit®1 Technology The.
Owner: PAJEHigh-Performance 4-PLL Clock Generator New Product Introduction (Customer) Rev *A New Product Introduction: High-Performance 4-PLL.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
Q Cypress Roadmap: Nonvolatile RAM Owner: TUPNonvolatile RAM Roadmap Rev *KBUM: RHOE.
Owner: SAYD16Mb Asynchronous SRAM with ECC Pop-up Presentation Rev ** New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Owner: SAYD16Mb Asynchronous SRAM with ECC New Product Introduction (Engineering) Rev *F High-Speed and Low-Power Asynchronous SRAMs With On-Chip.
Product Overview 박 유 진박 유 진.  Nordic Semiconductor ASA(Norway 1983)  Ultra Low Power Wireless Communication System Solution  Short Range Radio Communication(20.
Phase-Locked Loop Design PREPARED BY:- HARSH SHRMA ( ) PARTH METHANIYA ( ) ARJUN GADHAVI ( ) PARTH PANDYA (
EE 319K Introduction to Embedded Systems
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 AD converter.
1 Distributor Presentation Owner: BCAL Rev ** Sales Training Presentation - Product Pitch Purpose Engage in a discussion and inform sales and FAEs about.
Owner: TUP Rev *B Tech lead: EWOO 1 4Kb-128Kb Serial F-RAM Family New Product Introduction New Product Introduction: 4Kb-128Kb Serial F-RAM™ Family.
The 8085A is a general-purpose microprocessor with low hardware overhead requirements. Within the 8085A are contained the functions of clock generation,
Cypress Roadmap: Nonvolatile RAMs Q
Timing Product Overview
Cypress Introduces the Industry’s First 4Mb Serial F-RAM
Cypress Roadmap: Platform PSoC®
Product Family Presentation: Automotive Asynchronous SRAM
VersaClock® 5 Family Programmable Clock Generator With Integrated Crystal 5P49V5933 5P49V5935 May, 2015 Baljit Chandhoke Product Line Manager
PLL meeting 05/03.
New Product Introduction: 4Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Low Jitter PLL clock frequency multiplier
DAC37J82 Settings Kang Hsia.
הודעות ריענון מהיר והרחבות דגימת אות Low-Level
8051 Micro Controller.
Data Transmission System Digital Design Chris Langley NRAO
Cypress Roadmap: Asynchronous SRAMs
Quick Presentation: 16Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Presentation transcript:

Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** High-Performance 4-PLL Clock Generator Cypress Delivers Industry-Leading Flexible Timing Solutions for Next-Generation Consumer Devices

Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** Product Overview Multifunction printers Digital TVs Blu-ray recorders Home gateways Femtocells Routers and switches Applications High frequency: 700-MHz differential, 250-MHz single-ended Pin select and I 2 C programming Twelve outputs: Eight configurable as differential or single-ended Four single-ended Reference clock support for PCIe 3.0, SATA 2.0 and 10 GbE RMS Phase Jitter < 0.7 ps (typical) Additional features: Configurable as zero or non-zero delay buffer Glitch-free frequency switching Frequency Select Phase alignment of outputs Early/late phase clocks PLL cascading Voltage Controlled Frequency Synthesis (VCFS) Features Preliminary Datasheet: Contact SalesContact Sales Collateral Sampling: Q Production:Q Availability 1 Crystal input 2 Crystal output 3 Reference clock inputs 4 Serial port 5 Voltage input pin for VCFS 6 Frequency select inputs Memory and Control Logic O/P1 O/P2 O/P3P O/P3N O/P4P O/P4N O/P5P O/P5N O/P6P O/P6N XIN 1 XOUT 2 IN1P 3 IN1N 3 IN2P 3 IN2N 3 4-PLL Spread-Spectrum Clock Generator PLL Input Block O/P7P O/P7N O/P8P O/P8N O/P9P O/P9N O/P10P O/P10N O/P11 O/P12 Divider PLL 1 Block PLL 3 Block PLL 2 Block PLL 4 Block Output Bank 2 Output Bank 1 Block Diagram SCLK 4 SDAT 4 VIN 5 FS2 6 FS1 6 FS0 6

Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** Max. O/P Freq. (single-ended) 250 MHz200 MHz Max. O/P Freq. (differential) 700 MHz500 MHz700 MHz Cycle-to-Cycle Jitter 30 ps200 ps30 ps RMS Phase Jitter 0.7 ps3 ps0.7 ps Number of Outputs 12 Single-Ended, 8 Differential9 Single-Ended, 2 Differential8 Single-Ended, 4 Differential Current per PLL 20 mA22.5 mA45 mA Standards PCIe 3.0, SATA 2.0, 10 GbE, USB 3.0 PCIe 1.0, SATA 2.0, 10 GbE, USB 3.0 PCIe 3.0, SATA 2.0, 10 GbE, USB 3.0 VDD 1.8, 2.5, 3.3 V3.3 V1.8, 2.5, 3.3 V Programmability I2CI2CNoI2CI2C SS (center) Center: ±0.225% to ±2.50%Center: ±0.5%Center: ±0.2% to ±5% SS (down) Down: -0.25% to -5.0%Down: -0.5% Temperature Grade Industrial and AEQ-100 (-40ºC to +85ºC) Industrial (-40ºC to +85ºC) Feature Cypress 4-PLL Clock Generator vs. Competition’s CY274xx5V49EE902Si5338

Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** FeatureCY274xx5V49EE902Si5338 VCFS YesNo Cascading PLL YesNo Zero Delay Buffer Mode YesNoYes Non-Zero Delay Buffer Mode YesNo Early/Late Phase Clock YesNoYes Glitch-Free Outputs Yes No Frequency Select Yes No On-Board Programming YesNoYes Cypress 4-PLL Clock Generator vs. Competition’s