The 5-variables K-Map.

Slides:



Advertisements
Similar presentations
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
Advertisements

Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.
CHAPTER 1 : INTRODUCTION
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Reinforced Concrete: A Fundamental Approach, Sixth Edition By Edward G. Nawy Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey.
Figure 2–1 Illustration of a simple binary counting application. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper.
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
1 CS 20 Lecture 14 Karnaugh Maps Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 3 Professor CK Cheng Tuesday 4/09/02.
CS 140 Lecture 4 Professor CK Cheng Tuesday 5/08/02.
CS 140 Lecture 4 Combinational Logic: K-Map Professor CK Cheng CSE Dept. UC San Diego 1.
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 The Digital.
Combinational Logic Circuits Chapter 2 Mano and Kime.
Simplifying Boolean Expressions Using K-Map Method
Chapter 5 Boolean Algebra and Reduction Techniques William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education,
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.
Figure 9–1 The flip-flop as a storage element.
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
Figure 5–1 An example of AND-OR logic. Open file F05-01 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education,
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
1 Digital Logic Design Week 5 Simplifying logic expressions.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
5 Variable K-Map.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Figure 4–1 Application of commutative law of addition. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle.
EKT 121 / 4 ELEKTRONIK DIGIT 1 CHAPTER 1 : INTRODUCTION.
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Pp244 In Sum-of-Products (SOP) form, basic.
EKT 121 / 4 ELEKTRONIK DIGIT 1 CHAPTER 1 : INTRODUCTION.
Figure Materials in Basal Reading Programs Gail E. Tompkins Literacy for the 21st Century, 3e Copyright ©2003 by Pearson Education, Inc. Upper Saddle.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
Figure A--1 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved.
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
Introduction to Digital Electronics Lecture 5: Function Minimisation.
Figure 5–5 Exclusive-OR logic diagram and symbols. Open file F05-05 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
In some Boolean functions there are some input terms that will never occur, for example in BCD code there are sex invalid combinations 1010,1011,1100,
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Minimization of Circuits
Minimization of Circuits
5 Variable K-Map.
ECE/CS 352 Digital Systems Fundamentals
CHAPTER 1 : INTRODUCTION
Karnaugh Mapping Karnaugh Mapping Digital Electronics
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
Karnaugh Mapping Digital Electronics
ECE 331 – Digital System Design
Karnaugh Mapping Karnaugh Mapping Digital Electronics
ECE 331 – Digital System Design
Karnaugh Mapping Digital Electronics
Analysis of Logic Circuits Example 1
Laws & Rules of Boolean Algebra
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
2.2 Simplifying Expressions
Presentation transcript:

The 5-variables K-Map

Figure 4–42 A 5-variable Karnaugh map. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 4–43 Illustration of groupings of 1s in adjacent cells of a 5-variable map. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 4–44 Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

5 variable K-map 5 variables -> 32 minterms, hence 32 squares required

K-map Product of Sums simplification Example: Simplify the Boolean function F(ABCD)=(0,1,2,5,8,9,10) in (a) S-of-p (b) P-of-s Using the maxterms (0’s) and complimenting F Grouping as if they were minterms, then using De Morgen’s theorem to get F. F’(ABCD)= BD’+CD+AB F(ABCD)= (B’+D)(C’+D’)(A’+B’) Using the minterms (1’s) F(ABCD)= B’D’+B’C’+A’C’D

5 variable K-map Adjacent squares. E.g. square 15 is adjacent to 7,14,13,31 and its mirror square 11. The centre line must be considered as the centre of a book, each half of the K-map being a page The centre line is like a mirror with each square being adjacent not only to its 4 immediate neighbouring squares, but also to its mirror image.

5 variable K-map Example: Simplify the Boolean function F(ABCDE) = (0,2,4,6,11,13,15,17,21,25,27,29,31) Soln: F(ABCDE) = BE+AD’E+A’B’E’

How many k-map is needed? If you have 5 variables, you’ll need 2 k-map… Let’s say the variables are A, B, C, D and E. 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 0 1 3 2 4 5 7 6 12 13 15 14 8 9 11 10 E = 0

How many k-map is needed? 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 0 1 3 2 4 5 7 6 12 13 15 14 8 9 11 10

Try this out… Simplify the Boolean function F(A,B,C,D,E) = (0,1,4,5,16,17,21,25,29) Soln: F(A,B,C,D,E) = A’B’D’+AD’E+B’C’D’

1st step – convert the minterm into Boolean equation F(A,B,C,D,E) = (0,1,4,5,16,17,21,25,29) How to convert … ?? 0 = 00000  1 = 00001 

1st step – convert the minterm into Boolean equation F(A,B,C,D,E) = (0,1,4,5,16,17,21,25,29)

2nd – prepare 2 k-map E = 0 E = 1 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B 0 0 0 1 1 1 1 0 A B C D 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D E = 0 E = 1

3rd- plug in the Boolean term/minterm into k-map 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 1 1 1 1 1 1 1 1 1 E = 0 E = 1

4th- look for similar grouping that can be done in both k-map 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 1 1 1 1 1 1 1 1 1 E = 0 E = 1 That will give us

4th- look for similar grouping that can be done in both k-map 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 1 1 1 1 1 1 1 1 1 E = 0 E = 1 That will give us

The combination will look like this… 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 1 1 1 1 1 1 1 1 1 E = 0 E = 1 That will give us

5th- look for the remaining 1’s that has not been included yet 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 1 1 1 1 1 1 1 1 1 E = 0 E = 1

6th- group the remaining 1’s 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 1 1 1 1 1 1 1 1 1 E = 0 E = 1 That new grouping will give us Note that this time, E need to be included in the term, since the grouping is in the E = 1 k-map only.

6th- group the remaining 1’s 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 A B C D 1 1 1 1 1 1 1 1 1 E = 0 E = 1 Full expression will be,

6 variable K-map 6 variables -> 64 minterms, hence 64 squares required

ICS217-Digital Electronics - Part 1.5 Combinational Logic Tutorial 1.5 1. Simplify the Boolean function F(ABCDE) = (0,1,4,5,16,17,21,25,29) Soln: F(ABCDE) = A’B’D’+AD’E+B’C’D’ 2. Simplify the following Boolean expressions using K-maps. (a) BDE+B’C’D+CDE+A’B’CE+A’B’C+B’C’D’E’ Soln: DE+A’B’C’+B’C’E’ (b) A’B’CE’+A’B’C’D’+B’D’E’+B’CD’+CDE’+BDE’ Soln: BDE’+B’CD’+B’D’E’+A’B’D’+CDE’ (c) F(ABCDEF) = (6,9,13,18,19,27,29,41,45,57,61) Soln: F(ABCDEF) = A’B’C’DEF’+A’BC’DE+CE’F+A’BD’EF ICS217-Digital Electronics - Part 1.5 Combinational Logic

END OF Chapter 1